Browse tech roles

Formal Verification System Verilog UVM Python Fabric Interconnects CHI AMBA PCIe CXL Assertions Coverage-Driven Verification Simulation Root-Cause Analysis AI-assisted tools +9 more Show less

ASIC Physical Verification DRC LVS ERC PERC DFM ICV Calibre Pegasus Python Tcl Perl Floorplan Tape-out 3nm 2nm 2.5D 3D Chiplet EDA Tools +15 more Show less

SystemVerilog UVM C++ Python Verilog VHDL Ruby Perl Agile Hardware Emulation FPGA Makefiles Scripting Post-Silicon Validation Pre-Silicon Functional Verification +10 more Show less

CPU Verification Micro-architecture Assertions Gate-level Simulation Mixed Signal Verification Assembly Simulators Coverage Collection Waveform Viewers Silicon bringup RIS Cache Coherence Memory Management +8 more Show less

UVM System Verilog Python CHI AMBA AXI PCIe CXL Generative AI IP Verification random-stimulus Simulation Test Bench Protocol Bridges Power Management Virtualization +11 more Show less

UVM SystemVerilog Verilog PCIe CXL Python Perl FPGA Ethernet High-Speed Connectivity Object-Oriented Programming HLS Simulation Optimization Verification Automation Computer Architecture +10 more Show less

Front-end Verification SoC Python Perl VCS Questa Jasper Gold Verdi UPF DFT JTAG TAP RTL Static Simulation Dynamic Simulation Object-oriented programming +11 more Show less

SystemVerilog UVM ASIC Verification Network-on-Chip (NoC) AMBA AXI CHI Python Perl TCL SVA Formal Verification Emulation Palladium Veloce SoC Architecture DMA Flow Control +12 more Show less

SystemVerilog UVM ASIC Verification Network-on-Chip (NoC) AMBA AXI CHI Python Perl TCL SVA Formal Verification Emulation Palladium Veloce SoC Architecture DMA Flow Control Coherency +13 more Show less

System Verilog Verilog UVM Python Perl FPGA ASIC PCIe CXL NVMe Ethernet Object Oriented Programming HLS Computer Architecture Simulation +10 more Show less

Python Matlab C/C++ LabVIEW CAD Spectrum Analyzers Vector Signal Generators Network Analyzers Oscilloscopes CI/CD Source Control Schematic Capture DFT DFM Link Budget Analysis Signal Chain Characterization Test Automation Space Qualification Testing +13 more Show less

System Verilog Verilog UVM ASIC Verification FPGA PCIe CXL NVMe Python Perl Scripting HLS Computer Architecture Object Oriented Programming Simulation Tape Out +11 more Show less

Questa VCS Jasper Gold Verdi Python Perl UPF JTAG TAP DFT RTL Functional Verification Static Simulation Dynamic Simulation Object-Oriented Programming +10 more Show less

DRC LVS PERC ESD Calibre ICV Pegasus ASIC SoC Python TCL Perl Bash Makefile DFT SerDes DDR Physical Design Flow Tapeout Hard IP Integration +15 more Show less

SystemVerilog UVM Verilog C C++ SystemC TLM ASIC Verification RTL Constrained-Random Verification Code Coverage Perl Ruby Makefiles HLS Linux Windows +12 more Show less

ASIC FPGA UVM OVM VMM Python RTL Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Pre-silicon Verification Post-silicon Validation Constrained Random Verification Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM Python RTL Pre-silicon Verification Post-silicon Validation Chip Bring-up Constrained Random Verification Object-Oriented Programming Test Bench Development Coverage Models Scripting Digital Design +11 more Show less

SystemVerilog UVM OVM Python C C++ MATLAB Ruby Perl AMS RTL DFT SoC Azure Simulation Validation Characterization +12 more Show less