Browse tech roles

Python Matlab C/C++ LabVIEW Spectrum Analyzers Network Analyzers Vector Signal Generators Oscilloscopes CAD Link Budget Analysis Signal Chain Characterization Test Automation CI/CD Source Control DFT DFM +11 more Show less

UVM SystemVerilog C++ Python Ruby Perl Verilog VHDL Agile Makefiles FPGA Emulation Assertion Functional Coverage Co-Pilot Scripting +11 more Show less

System Verilog UVM Verilog ASIC Verification PCIe CXL NVMe Ethernet Python Perl FPGA HLS Computer Architecture Scripting Automation Simulation Tools +11 more Show less

Python Ruby C ASIC Linux TCP/IP BGP OSPF LACP VXLAN Docker Kubernetes CI/CD Wireshark Spirent TestCenter Avalanche Ixia Breaking Point +13 more Show less

SystemVerilog UVM ASIC Verification NoC AMBA AXI CHI Python Perl TCL SVA Formal Verification Emulation Palladium Veloce SoC Architecture Scripting +11 more Show less

DRC LVS PERC ESD Calibre ICV Pegasus ASIC Physical Design Python TCL Perl Bash Makefile SoC DFT tapeout Advanced Nodes Rule Deck Validation +14 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

UVM SystemVerilog OVM AMS RTL SoC Python MATLAB C C++ Ruby Perl Azure DFT Simulation Verification Methodology Scripting Data Analysis AI Tools +14 more Show less

DRC LVS ESD PERC Calibre ICV Pegasus ASIC SoC Python TCL Perl Bash Makefile Physical Design tapeout DFT SerDes DDR Advanced Nodes +15 more Show less

DRC LVS ESD PERC Calibre ICV Pegasus ASIC Physical Design Python TCL Perl Bash Makefile SoC DFT RDL tapeout Advanced Nodes AI Agents +15 more Show less