Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
SpaceX
Quick summary
Market check
How this pay compares to similar roles
This role pays more than 56% of similar roles. Most pay $158,400–$216,250 — the shaded band above. At the midpoint, this role pays about $192k versus about $187k for comparable roles.
Based on 240 similar postings.
Employer
SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.
SpaceX currently has 604 open roles on FindRole.
Listed pay typically runs $130,000–$155,000 across 440 roles with salary data.
Most-posted roles
At a glance
As a Senior Full Chip Physical Verification Engineer in the Silicon Engineering team, you will own and execute full-chip DRC, LVS, ESD, PERC, and antenna signoff using tools like Calibre, ICV, or Pegasus. Your daily tasks include developing and optimizing physical verification flows for advanced node SoCs, interpreting foundry Design Rule Manuals (DRM), debugging complex violations, coordinating tapeout readiness across design teams, and engaging with foundries to resolve ambiguities. You will leverage AI agents to automate rule deck validation and signoff reporting workflows. The role requires deep expertise in SOC top-level physical design flows, IP integration, DRC/LVS methodologies, scripting skills (csh/bash, Perl, Python), and experience at advanced nodes (4nm and below) with large SoC designs (>10M gates).
What you'll do
What we're looking for
More like this
SpaceX
SpaceX
SpaceX
SpaceX
SpaceX
SpaceX