Senior Staff Infinity Fabric Pre-Si Verification Engineer

Amd

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$200,000–$300,000 / yr
Posted
106 days ago
Freshness
Confirmed live yesterday
Closes
May 28, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $196k
This role $250k
$138k most similar roles pay here $317k

This role pays more than 89% of similar roles. Most pay $175,000–$216,562 — the shaded band above. At the midpoint, this role pays about $250k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Staff Infinity Fabric Pre-Si Verification Engineer

The Infinity Fabric Senior Staff Pre-Si Verification Engineer joins the transport layer verification team to verify configurable switches and die-to-die interconnects used across client, server, graphics, and semi-custom markets. This role involves defining verification strategies for complex GPU features, partnering with architects and firmware leads to influence design cycles, and owning execution for technically critical areas including risk mitigation and coverage closure. The engineer will build robust, scalable verification environments using SystemVerilog and UVM while solving ambiguous challenges through new methodologies. Required technical skills include proficiency in Verilog, SystemVerilog, C, C++, SystemC, and TLM, along with experience in Linux/Windows environments and scripting languages like Perl, Ruby, or Shell. The role focuses on the critical problem of ensuring reliable interconnect communication within complex processor architectures and high-performance computing systems.

What you'll do

  • Define and drive verification strategies for complex GPU features and subsystems with cross-product impact.
  • Partner with architects, RTL, and firmware leads to influence feature definition and implementation early in the design cycle.
  • Own verification planning and execution for critical areas, including risk identification and trade-off analysis.
  • Develop robust, scalable verification environments using SystemVerilog and UVM methodologies.
  • Solve complex, ambiguous verification challenges by creating new approaches or extending existing infrastructure.
  • Analyze functional and code coverage at a system level to drive closure strategies.
  • Improve verification processes, tools, and workflows to increase productivity and execution efficiency.
  • Mentor and coach engineers while serving as a technical resource for best practices across the organization.

What we're looking for

  • A BS or MS degree in Electrical Engineering, Computer Engineering, or Computer Science is preferred.
  • Proficiency in IP level ASIC verification and debugging firmware and RTL code using simulation tools.
  • Proficiency in UVM testbenches and working within Linux and Windows environments.
  • Experience with Verilog, SystemVerilog, C, and C++.
  • Experience developing UVM based verification frameworks, testbenches, processes, and flows.
  • Experience automating workflows in a distributed compute environment.
  • Knowledge of SystemC and TLM with related experience.
  • Proficiency in scripting languages such as Perl, Ruby, Makefile, or shell.

More like this

Similar roles

GPU Design Verification Engineer, Shader Core

Amd

San Diego, CA 10 days ago $144,800$217,200
UVM SystemVerilog Verilog C C++ RTL GPU Architecture SystemC TLM Linux Perl Ruby Shell Scripting Makefiles ASIC Design Verification Simulation High-Level Synthesis
Hybrid

IP Verification Engineer

Amd

San Jose, CA +3 24 days ago $166,400$249,600
System Verilog UVM Verilog ASIC Verification PCIe CXL NVMe Ethernet Python Perl FPGA HLS Computer Architecture Scripting Automation Simulation Tools
Hybrid

Design Verification Lead

Amd

San Jose, CA 52 days ago $200,000$300,000
UVM SystemVerilog Verilog Python Perl ASIC FPGA PCIe CXL Ethernet High-Speed Connectivity Object-Oriented Programming HLS Simulation Verification Automation Computer Architecture
10+ yrs exp Hybrid

ASIC Design Verification Engineer

Amd

Austin, TX 86 days ago $178,400$267,600
System Verilog UVM SystemC Verilog C++ Formal Verification ASIC Design RTL Linux Windows OOP Simulation Functional Coverage Digital Design Computer Architecture

Principal Design Verification Engineer

SpaceX

Austin, TX 114 days ago
ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp