Senior IP Verification Engineer

Arm Holdings

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Chandler, AZ
Salary
$161,500–$218,500 / yr
Posted
69 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $200k
This role $190k
$140k most similar roles pay here $245k

This role pays more than 50% of similar roles. Most pay $171,762–$227,500 — the shaded band above. At the midpoint, this role pays about $190k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Arm Holdings

Arm Holdings plc is a leading British semiconductor and software design firm, established in 1990 and recognized for developing energy-efficient processor architectures that power nearly all smartphones and a vast range of IoT and computing devices.

Arm Holdings currently has 105 open roles on FindRole.

Listed pay typically runs $209,100–$282,900 across 105 roles with salary data.

Most-posted roles

View all roles at Arm Holdings

At a glance

TL;DR · Senior IP Verification Engineer

The Senior IP Verification Engineer joins the Solution Engineering division to develop testbenches and test suites for complex subsystems and SoCs. This role involves writing test plans, completing functional verification to specific quality levels, and developing features that enable reconfigurable designs. The engineer will collaborate with design teams to review microarchitectural specifications and debug issues while ensuring high-quality solutions are implemented. Key technical requirements include experience in test case development, documentation, and coverage analysis including functional, toggle, and code metrics. Required tools and technologies include Dynamic and Static Simulation tools, UPF, Questa, VCS, Jasper Gold, and Verdi. Preferred skills include object-oriented programming, ARM-based designs, JTAG/TAP protocols, and scripting in Perl or Python. The role focuses on the verification of complex hardware components across enterprise, automotive, and client markets.

What you'll do

  • Write comprehensive test plans for functional verification to meet quality standards and schedules.
  • Develop testbenches and test suites for complex subsystems and SoCs.
  • Implement test cases and manage documentation for the verification process.
  • Develop IP features that enable reconfigurable designs.
  • Review microarchitectural specifications with the design team to identify and debug issues.
  • Achieve functional, toggle, and code coverage targets during the verification cycle.
  • Utilize front-end verification tools including dynamic/static simulation, UPF, and debuggers.

What we're looking for

  • Bachelor's degree or higher in Computer Science, Electrical/Computer Engineering, or a related field.
  • Experience working in verification of complex subsystems or SoCs.
  • Experience in test plan creation, testbench implementation, test case development, documentation, and support.
  • Proficiency with front-end verification tools including Dynamic/Static Simulation tools, UPF, Questa, VCS, Jasper Gold, and Verdi.
  • Knowledge of functional, toggle, and code coverage.
  • Experience in reconfigurable IP or subsystem design.
  • Object-oriented programming concepts (preferred).
  • ARM-based designs, ARM System Architectures, scripting languages, SoC debug, and DFT methodologies (preferred).

More like this

Similar roles

Principal IP Verification Engineer

Arm Holdings

Chandler, AZ 28 days ago $249,900–$338,100
Questa VCS Jasper Gold Verdi Python Perl SoC DFT JTAG TAP UPF RTL Scripting Functional Verification

Security IP Verification Engineer

Arm Holdings

Austin, TX 55 days ago $161,500–$218,500
SystemVerilog UVM Verilog C Python Perl Tcl Formal Verification AXI AHB Cryptography Secure Boot Hardware/Firmware Co-verification SoC Clock Domain Crossing
5+ yrs exp

Senior ASIC Verification Engineer

Nvidia

Austin, TX 16 days ago $136,000–$218,500
System Verilog UVM RTL Verilog Python VCS Verdi Computer Architecture Functional Coverage Scripting ASIC Verification Simulation Tools
3+ yrs exp

Lead IP Verification Engineer

Amd

San Jose, CA 7 days ago $200,000–$300,000
UVM SystemVerilog Verilog Python Perl PCIe CXL Ethernet ASIC FPGA Object-Oriented Programming Scripting Simulation HLS Verification Automation High-Speed Connectivity
Hybrid

IP Verification Engineer

Amd

San Jose, CA +3 44 days ago $166,400–$249,600
System Verilog UVM Verilog ASIC Verification PCIe CXL NVMe Ethernet Python Perl FPGA HLS Computer Architecture Scripting Automation Simulation Tools
Hybrid