Principal IP Verification Engineer

Arm Holdings

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Chandler, AZ
Salary
$249,900–$338,100 / yr
Posted
28 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $204k
This role $294k
$123k most similar roles pay here $361k

This role pays more than 99% of similar roles. Most pay $174,600–$233,050 — the shaded band above. At the midpoint, this role pays about $294k versus about $204k for comparable roles.

Based on 240 similar postings.

Employer

About Arm Holdings

Arm Holdings plc is a leading British semiconductor and software design firm, established in 1990 and recognized for developing energy-efficient processor architectures that power nearly all smartphones and a vast range of IoT and computing devices.

Arm Holdings currently has 105 open roles on FindRole.

Listed pay typically runs $209,100–$282,900 across 105 roles with salary data.

Most-posted roles

View all roles at Arm Holdings

At a glance

TL;DR · Principal IP Verification Engineer

The Principal IP Verification Engineer joins the Solution Engineering division in a lead-by-doing role to oversee verification engineers and develop testbenches and test suites. This individual is responsible for establishing verification architecture, writing and reviewing test plans, defining methodologies, and ensuring functional verification meets quality standards. The role involves developing features for reconfigurable designs, collaborating with architecture and design teams to review microarchitectural specifications, and debugging issues. Key technical requirements include experience in requirement collection, testbench implementation, and coverage analysis including functional, toggle, and code metrics. Required tools and skills include Dynamic and Static Simulation tools, UPF, Questa, VCS, Jasper Gold, and Verdi. Preferred expertise includes object-oriented programming, ARM-based designs, JTAG/TAP protocols, Perl or Python scripting, SoC system debug methodologies, and DFT methodologies such as RTL testability and scan insertion.

What you'll do

  • Lead a team of verification engineers to deliver high-quality product releases.
  • Establish and maintain the verification architecture for the design teams.
  • Write and review test plans while defining specific test methodologies.
  • Complete functional verification tasks according to required quality levels and schedules.
  • Develop IP features that enable reconfigurable designs.
  • Review microarchitectural specifications and debug issues in partnership with the design team.
  • Implement testbenches and develop comprehensive test suites for complex subsystems or SoCs.

What we're looking for

  • Bachelor's degree or higher in Computer Science, Electrical/Computer Engineering, or a related field.
  • Experience in verification of complex subsystems or SoCs.
  • Experience in verification stages including requirements collection, test plan creation, testbench implementation, and test case development.
  • Proficiency with front-end verification tools such as Dynamic/Static Simulation tools, UPF, Debuggers, Questa, VCS, Jasper Gold, and Verdi.
  • Knowledge of functional, toggle, and code coverage.
  • Experience in reconfigurable IP or subsystem design.
  • Object-oriented programming concepts (preferred).
  • Experience with ARM-based designs, SoC debug methodologies, scripting languages, or DFT methodologies (preferred).

More like this

Similar roles

Senior IP Verification Engineer

Arm Holdings

Chandler, AZ 69 days ago $161,500–$218,500
Questa VCS Jasper Gold Verdi UPF Python Perl SoC DFT JTAG TAP RTL Scripting Functional Verification Static Simulation Dynamic Simulation
Hybrid

Security IP Verification Engineer

Arm Holdings

Austin, TX 55 days ago $161,500–$218,500
SystemVerilog UVM Verilog C Python Perl Tcl Formal Verification AXI AHB Cryptography Secure Boot Hardware/Firmware Co-verification SoC Clock Domain Crossing
5+ yrs exp

Lead IP Verification Engineer

Amd

San Jose, CA 7 days ago $200,000–$300,000
UVM SystemVerilog Verilog Python Perl PCIe CXL Ethernet ASIC FPGA Object-Oriented Programming Scripting Simulation HLS Verification Automation High-Speed Connectivity
Hybrid

IP Verification Engineer

Amd

San Jose, CA +3 44 days ago $166,400–$249,600
System Verilog UVM Verilog ASIC Verification PCIe CXL NVMe Ethernet Python Perl FPGA HLS Computer Architecture Scripting Automation Simulation Tools
Hybrid

Principal Verification Engineer

Fortinet

Sunnyvale, CA 67 days ago $212,000–$259,000
Python Ruby C ASIC Linux TCP/IP BGP OSPF LACP VXLAN Docker Kubernetes CI/CD Wireshark Spirent TestCenter Avalanche Ixia Breaking Point
10+ yrs exp