Browse tech roles

UVM SystemVerilog Verilog C C++ Assembly Python Makefile Constrained Random Testing Emulation Digital Logic Design Chip Architecture Microarchitecture Wireless Protocols Power Analysis +10 more Show less

SystemVerilog UVM PCIe CXL Python Perl ASIC Design Computer Architecture RTL Waveform Debug C Functional Testing Test Plans +8 more Show less

SystemVerilog UVM PCIe CXL Python Perl ASIC Design Computer Architecture RTL Waveform Debug C Verification Methodology Simulation ISA +9 more Show less

UVM SystemVerilog C++ ASIC Verification SoC Verification HBM DDR UCIe Memory DFT CXL AI Accelerators +6 more Show less

Formal Verification SystemVerilog Verilog Python Tcl Perl C/C++ JasperGold VC Formal SystemVerilog Assertions RTL Computer Architecture Digital Design Model Checking Scripting SoC Microarchitecture +12 more Show less

ASIC Verification UVM System Verilog C++ Object-Oriented Programming SoC Architecture CPU Verification RTL FPGA Emulation +5 more Show less

System Verilog UVM RTL Verilog Python VCS Verdi Computer Architecture Functional Coverage Scripting ASIC Verification Simulation Tools +7 more Show less

Verilog SystemVerilog Python Perl RTL ASIC Mixed-Signal Design DFT Waveform Debug Circuit Design Digital Design Logic Design PLL High-Speed Interconnects Simulation Verification +11 more Show less

Formal Verification System Verilog UVM Python Fabric Interconnects CHI AMBA PCIe CXL Assertions Coverage-Driven Verification Simulation Root-Cause Analysis AI-assisted tools +9 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Logic Design Coverage Metrics Object-Oriented Programming Automation Scripting ASIC Design Verification +8 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Coverage Metrics Logic Design ASIC Verification DFT IST Object-Oriented Programming Automation +9 more Show less

SystemVerilog RNM AMS Cadence mixed signal verification Circuit Theory Data Converters PLLs LNA PA Mixers +6 more Show less

SystemVerilog RNM AMS Cadence mixed signal verification Assertions Circuit Theory Data Converters PLLs LNA PA Mixers +7 more Show less

SystemVerilog UVM Python TCL Perl LLM Gate Level Simulation UPF PCIe USB DDR Formal Verification Emulation Simulators Waveform Viewers RTL Verification Methodology +12 more Show less

Python Linux Windows Test Automation V&V Requirements Analysis Software Verification Test Design Debugging +4 more Show less

Verilog System Verilog UVM Python Perl Palladium Protium Zebu Veloce C-DPI System Verilog Assertions Emulation Mixed Signal Splunk +9 more Show less

System Verilog Verilog UVM RTL SoC Verdi Digital Design Functional Coverage Computer Architecture Logic Design +5 more Show less

System Verilog UVM Python Perl RTL SoC Verification Functional Coverage Computer Architecture Digital Design Constrained Random Verification +5 more Show less

System Verilog UVM Python Perl C++ NCSIM Xcelium RTL Digital Design PCI Express DisplayPort MIPI Functional Coverage Code Coverage Assertions Hardware Security Memory Management Unit Power Management Fabric Infrastructure +14 more Show less

System Verilog Verilog Python C C++ VLSI Design RTL SoC Firmware UPF ATE Digital Design Analog Co-simulation +8 more Show less