PCIe Design Verification Intern

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
2 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $180k
$126k most similar roles pay here $232k

This listing doesn't post a salary. Most similar roles pay $138,375–$222,000.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1404 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1052 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · PCIe Design Verification Intern

The PCIe Design Verification Intern will join a global engineering team to verify PCIe and CXL hardware functionality and performance. Working within an SV/UVM test-bench, the intern will develop directed and random diagnostics to validate the processor Instruction Set Architecture, reference models, C simulation models, RTL models, hardware emulators, and real hardware. Key responsibilities include coding coverage or checkers, enabling new features, measuring simulation performance, and automating engineering processes. Candidates must possess exposure to computer architecture, ASIC design, or verification methodology. Required technical skills include familiarity with Object Oriented programming and SystemVerilog, along with previous scripting experience in Python or Perl. The role focuses on writing and reviewing validation test plans while debugging diagnostics across various platforms to ensure robust hardware performance.

What you'll do

  • Verify PCIe and CXL hardware functionality and performance using SV/UVM test-benches.
  • Develop directed and random diagnostics to validate processor ISA, reference models, and RTL models.
  • Write and review comprehensive validation test plans.
  • Debug diagnostics across various platforms including hardware emulators and real hardware.
  • Code coverage metrics and checkers to ensure design verification goals are met.
  • Measure, analyze, and improve simulation performance.
  • Automate engineering processes and tools using Python or Perl scripts.
  • Enable new hardware features through coding and debugging.

What we're looking for

  • Pursuing a BS or MS in Computer Science, Computer Engineering, Electrical Engineering, or a related degree.
  • Exposure to computer architecture, ASIC design, or verification methodology.
  • Familiarity with Object Oriented programming and/or SystemVerilog.
  • Previous scripting experience in Python or Perl.
  • Experience with directed and random functional testing including writing test plans (preferred).
  • Familiarity with automation of build, test, and other engineering processes (preferred).
  • Experience with hardware simulation and waveform debug tools (preferred).

More like this

Similar roles

PCIe Design Verification Intern

Nvidia

Austin, TX 2 days ago
SystemVerilog UVM PCIe CXL Python Perl ASIC Design Computer Architecture RTL Waveform Debug C Functional Testing Test Plans

Physical Design and Timing Engineer Intern

Nvidia

Santa Clara, CA 16 days ago
Physical Design Static Timing Analysis (STA) Power Analysis Logic Synthesis Equivalence Checking Placement Routing Cadence Synopsys Python Perl Tcl Make AI/ML LLM RTL GDSII

Hardware Verification Intern

Nvidia

Santa Clara, CA 50 days ago
SystemVerilog UVM Verilog VHDL Python C++ C TCL Perl Linux VLSI Design Digital Design Formal Verification Assertion-Based Verification Verdi DVE Questa JasperGold Cadence Jasper Simulation Tools

ASIC Verification Engineer, Memory Management

Nvidia

Durham, NC +2 10 days ago $100,000–$166,750
SystemVerilog UVM C C++ Python Perl ASIC Design Verification Methodology Constrained Random Testing Assertion-Based Verification VCS IES GDB Debussy Memory Management Computer Architecture Testbenches Coverage Closure