Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Hardware ASIC Packaging SI/PI Simulation and Design Lead

Cisco

Remote (San Jose, CA) +10 5 days ago $186,900–$267,700
Actively hiring Confirmed live today Posted this week High trust Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics PCB. Design Mixed-Signal Circuit Design
8+ yrs exp Remote

Hardware ASIC Packaging SI/PI Simulation and Design Lead

Cisco

Remote (San Jose, CA) +5 6 days ago $186,900–$267,700
Actively hiring Confirmed live today Posted this week High trust Above market
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes Transmission Line Theory Electromagnetics Vector Network Analysis IBIS HBM UCIe CoWoS EMIB PCB. Design
8+ yrs exp Remote

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 6 days ago $155,000–$222,600
Actively hiring Confirmed live today Posted this week High trust Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Senior Packaging Technical Engineer

Nvidia

Remote (Santa Clara, CA) +1 6 days ago $168,000–$258,750
Actively hiring Confirmed live today Posted this week High trust Above market
Package Design Chip Pad Ring Substrate Interconnect Package Layout Design Signal Integrity Power Delivery Transmission Line Theory Python Perl Tcl Cadence Skill Excel RTL Place and Route
8+ yrs exp Remote

Process Integrator, Advanced Packaging & Co-Packaged Optics R&D

Applied Materials

Albany, NY +1 14 days ago $176,000–$242,000
Actively hiring Confirmed live today High trust Above market
Co-Packaged Optics (CPO) Silicon Photonics Photonic Integrated Circuits Heterogeneous Integration Advanced Packaging 2.5D/3D Integration Wafer-to-Wafer Bonding Lithography Deposition Etch CMP Metrology Failure Analysis DOE TSVs Chiplets Fiber Attach Thermal Management
5+ yrs exp

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 19 days ago $155,000–$222,600
Actively hiring Confirmed live yesterday Trusted Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS Vector Network Analysis HBM UCIe CoWoS EMIB Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Software Engineer 6, Ads Pricing & Packaging

Netflix

Los Gatos, CA +1 20 days ago $499,000–$900,000
Actively hiring Confirmed live today High trust Above market
Software Development Inventory Management Systems Yield Optimization Dynamic Pricing VAST OpenRTB CTV Platform Abstractions Order Management Systems Ad Encoding
10+ yrs exp

Photonic Packaging Engineer

Cisco

Carlsbad, CA 25 days ago $136,500–$198,500
Actively hiring Confirmed live today High trust Below market
Silicon Photonics Machine Vision C# .NET SQL JMP AI/ML Fiber Optics Semiconductor Lasers Data Analysis High-Volume Manufacturing Photonics Assembly Electromechanical Prototypes
7+ yrs exp

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 26 days ago
Actively hiring Confirmed live today Trusted
Signal Integrity (SI) Power Integrity (PI) ASIC Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS HBM UCIe CoWoS EMIB Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Advanced Packaging Technologist, Mechanical Modeling

Amd

Austin, TX 34 days ago $145,360–$218,040
Actively hiring Confirmed live today High trust Competitive pay
Mechanical Modeling Multi-physics Modeling FEA System-Technology Co-Optimization (STCO) SMT Electro-thermal Electro-optical Failure Analysis Reduced-order Modeling DOE

Silicon Photonics & Optical Packaging Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live today High trust
Silicon Photonics Optical Packaging Lumerical Zemax COMSOL CMOS BEOL Flip Chip Assembly CoC CoW WLP Optical I/O Fiber Assembly Signal Integrity Optical Coupling MUX/DeMUX
10+ yrs exp

Silicon Photonics & Optical Packaging Engineer

Apple Inc

San Francisco, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
Silicon Photonics Optical Packaging Lumerical Zemax COMSOL CMOS BEOL Flip Chip Assembly CoC CoW WLP Fiber Assembly Optical I/O Signal Integrity Passive Alignment
10+ yrs exp

IC Packaging Design Engineer

Amazon Inc

San Diego, CA 48 days ago $153,600–$215,000
Actively hiring Confirmed live today High trust Above market
IC Packaging RF Design HFSS Momentum Signal Integrity Power Integrity 3D Electromagnetic Simulation FCBGA FCCSP WLCSP QFN SERDES Machine Learning Thermal Simulation S-parameters Impedance Matching
5+ yrs exp

Systems Administrator, Desktop Application Packaging

General Dynamics

Annapolis Junction, MD +4 53 days ago $72,877–$98,599
Actively hiring Confirmed live yesterday High trust Below market
MECM Intune Microsoft Deployment Toolkit Active Directory Group Policy PowerShell Batch AppV Windows Desktop OS VDI SDLC Endpoint Management Vulnerability Management Change Control
8+ yrs exp

Senior Engineer, Electronics Packaging, Configuration Management

Amazon Inc

Austin, TX +2 63 days ago $159,200–$215,300
Actively hiring Confirmed live today High trust Competitive pay
Configuration Management PLM Teamcenter ECAD Siemens Xpedition Mentor EDM BOM Management PCBA Design Revision Control EBOM MBOM Product Lifecycle Management Engineering Data Management Process Standardization Geometric Dimensioning and Tolerancing ASICs
5+ yrs exp

Senior IC Packaging Test Engineer, Silicon Technology

SpaceX

Bastrop, TX 76 days ago
Actively hiring Confirmed live today High trust
C C++ Python Automated Test Equipment (ATE) Mixed Signal Testing SERDES Wafer Sort Wafer Probe Probe Card Design Semiconductor Packaging Parametric Test Design

Electrical Packaging Design Engineer

Amd

San Jose, CA +1 84 days ago $200,000–$300,000
Actively hiring Confirmed live today High trust Above market
Cadence SKILL Ansys AutoCAD Package Design PCB Layout Power Integrity Analysis SerDes DFM DFR DoE Modeling Simulation FPGA High-Performance Computing

IC Packaging Integration Engineer

Apple Inc

San Francisco, CA 95 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Low trust Above market
Semiconductor Packaging Design SiP Packaging Cadence APD Allegro Signal Integrity Power Integrity Design for Manufacturing NPI Package Layout Si Floor Plan Process & Technology Development reliability, testing BOM HVM
10+ yrs exp

Senior IC Packaging Development Engineer

Nvidia

Santa Clara, CA 104 days ago
Actively hiring Confirmed live today High trust
IC Packaging Failure Analysis NPI Flip-chip 2.5D/3D Packaging Wire Bonding Substrate Architecture Cadence Allegro Package Designer ANSYS ABAQUS SEM EDX CSAM X-Ray LIT Finite Element Modeling Material Characterization EDA Software
10+ yrs exp

IC Packaging Integration Engineer

Apple Inc

Austin, TX 126 days ago
Actively hiring Confirmed live yesterday Trusted
IC Packaging FOWLP 2.5D 3D MCM Signal Integrity Power Integrity Allegro AI ML Data Analytics DOE Failure Analysis NPI PCB Layout
10+ yrs exp