Senior IC Packaging Development Engineer

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
86 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $200k
$151k $246k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,087–$223,750.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1463 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1096 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior IC Packaging Development Engineer

The Senior IC Packaging Development Engineer will join the IC Failure Analysis team to lead the development of rapid IC packaging for individual dies. This role focuses on enabling Failure Analysis and New Product Introduction tasks prior to high-volume manufacturing. Key responsibilities include driving R&D for package stack-ups, assembly processes, and material characterization of molding compounds, substrates, and adhesives. The engineer will coordinate physical and electrical failure analysis on prototype builds to determine root causes. Required expertise includes flip-chip, 2.5D/3D packaging, wire bonding, and advanced substrate architectures. Candidates should possess skills in EDA software like Cadence Allegro Package Designer, FEM tools such as ANSYS or ABAQUS, and FA equipment including SEM, EDX, CSAM, X-Ray, and LIT.

What you'll do

  • Lead the development of rapid IC packaging for Failure Analysis and New Product Introduction tasks.
  • Drive the process, mechanical, thermal, and material evaluation of the latest IC packages.
  • Manage rapid prototyping builds, package stack-ups, and assembly processes from concept to small volume.
  • Pioneer new packaging and die-level processing methodologies and evaluate innovative packaging materials.
  • Coordinate comprehensive physical and electrical failure analysis on prototype builds to determine root causes.
  • Collaborate with foundries and OSAT partners to develop and test required processes, tooling, and workflows.
  • Establish advanced packaging processes to meet goals regarding turn-around-time, reliability, and chip-package interaction.

What we're looking for

  • B.S., M.S., or Ph.D. in Materials Science, Mechanical Engineering, Electrical Engineering, Physics, or a related semiconductor field.
  • 12+ years of hands-on experience in IC packaging development and/or package design and NPI.
  • Deep understanding of flip-chip, 2.5D/3D packaging, wire bonding, and advanced substrate architectures.
  • Basic understanding of advanced packaging related FA techniques and equipment such as SEM, EDX, CSAM, X-Ray, and LIT.
  • Experience driving process, mechanical, thermal, and material evaluation of IC packages.
  • Experience managing rapid prototyping builds, package stack-ups, and assembly processes.
  • Experience coordinating physical and electrical failure analysis on prototype builds and reliability-tested components.
  • Familiarity with IC package EDA software and Finite Element Modeling tools like ANSYS or ABAQUS (preferred).

More like this

Similar roles

IC Packaging Integration Engineer

Apple Inc

Santa Clara, CA 142 days ago $184,700–$324,800
IC Packaging FOWLP 2.5D 3D MCM Signal Integrity Power Integrity Allegro DOE AI ML Data Analytics Failure Analysis NPI
10+ yrs exp

IC Package Design Engineer

Apple Inc

San Francisco, CA 14 days ago $129,300–$225,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DRC DFM Unix Linux DDR PCIe

IC Package Design Engineer

Apple Inc

San Francisco, CA 14 days ago $184,700–$324,800
IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe
10+ yrs exp

IC Package Design Engineer

Apple Inc

Los Angeles, CA 14 days ago $175,000–$308,500
IC Package Design SI/PI Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux RLGC S-parameters DFM DRC DDR PCIe
10+ yrs exp

IC Package Design Engineer

Apple Inc

Los Angeles, CA 14 days ago $122,700–$214,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL HFSS PowerSI Calibre CAM350 SI/PI) analysis RLGC S-parameter Modeling Unix Linux DFM DRC DDR PCIe