Browse tech roles

ASIC Physical Verification DRC LVS ERC PERC DFM ICV Calibre Pegasus Python Tcl Perl Floorplan Tape-out 3nm 2nm 2.5D 3D Chiplet EDA Tools +15 more Show less

System Verilog UVM OVM C++ SystemC Perl RTL Verification ASIC Design Verification FPGA Emulators Coverage Assertions C Scripting +9 more Show less

ASIC Design Verification System Verilog UVM Python Perl Gate Level Simulation Emulation Formal Verification PCIe CXL Ethernet RDMA DDR TCP P4 Veloce Palladium Zebu HAPS OOP +15 more Show less

System Verilog UVM Python Perl ASIC Gate Level Simulation Veloce Palladium Zebu HAPS P4 PCIe CXL Ethernet RDMA DDR TCP Formal Verification +13 more Show less

System Verilog UVM Python Perl ASIC Design Verification Gate Level Simulation Veloce Palladium Zebu HAPS VC Formal IEV P4 PCIe CXL Ethernet RDMA DDR TCP +14 more Show less

System Verilog UVM VMM ASIC PCIe AXI Python Perl Makefiles Functional Coverage Verification Methodologies +6 more Show less

System Verilog UVM VMM OVM Object-Oriented Programming PCIe Functional Coverage Verification Methodology +3 more Show less

System Verilog UVM VMM ASIC PCIe AXI Python Perl Makefiles Functional Coverage Pseudo-random testing Verification Methodologies +7 more Show less

GPU Design Verification C++ Python SystemVerilog Verilog UVM Graphics Pipeline 3D Graphics Shaders Graphics APIs Formal Verification GPU Architecture +7 more Show less

SystemVerilog UVM C++ Python Perl GPU Design Verification Constrained-Random Testing Coverage-Driven Verification RTL Computer Architecture Hardware Modeling Emulation Performance Profiling Formal Verification +9 more Show less

GPU Architecture C++ Python Linux RTL Emulation SystemC OpenGL Vulkan OpenCL Performance Modeling SoC AI/ML Profiling Tools Workload Characterization +10 more Show less

System Verilog UVM OVM C++ SystemC Perl RTL Verification ASIC Design Verification FPGA Emulators Coverage Assertions CPU DDR DSP +10 more Show less

UVM SystemVerilog Verilog PCIe CXL Python Perl FPGA Ethernet High-Speed Connectivity Object-Oriented Programming HLS Simulation Optimization Verification Automation Computer Architecture +10 more Show less

System Verilog UVM Formal Verification DDR5 LPDDR6 HBM4 Synopsys VCS Cadence Xcelium Assertion-Based Verification Gate-Level Simulation Power-Aware Verification VC Formal JasperGold Questa Formal Network-on-Chip Regression Management +11 more Show less

System Verilog UVM Formal Verification DDR5 LPDDR6 HBM4 Synopsys VCS Cadence Xcelium Assertion-Based Verification Metric-Driven Verification Gate-Level Simulation Power-Aware Verification VC Formal JasperGold Questa Formal NoC Silicon Debug Regression Management +13 more Show less

System Verilog UVM VMM OVM Object-Oriented Programming PCIe Functional Coverage Verification Methodology +3 more Show less

System Verilog UVM VMM ASIC PCI Express AXI Makefiles Functional Coverage Pseudo-random Testing Verification Methodologies SOC Tapeout +7 more Show less

UVM Design Verification SoC Integration Design Debug Timing Closure Physical Design test bench setup +2 more Show less

Verilog SystemVerilog UVM DFT RTL Design Python Tcl Perl Shell Static Timing Analysis ASIC SoC FPGA Synopsys Cadence PCIe SerDes HBM Synthesis Place-and-Route +15 more Show less

System Verilog Verilog UVM Python Perl FPGA ASIC PCIe CXL NVMe Ethernet Object Oriented Programming HLS Computer Architecture Simulation +10 more Show less