Browse tech roles

System Verilog UVM ASIC Verification Python Perl C C++ Emulation Formal Verification SoC Architecture Silicon Bring-up Post-Silicon Debug +7 more Show less

DFT Verilog SystemVerilog ATPG Scan MBIST LBIST Boundary Scan UVM OVM RTL Design Static Timing Analysis Python Tcl Perl Shell Synopsys DFT Compiler TestMAX PrimeTime VCS Cadence tool s FPGA +17 more Show less

SystemVerilog UVM C++ Python Perl GPU Design Verification RTL Constrained-Random Testing Functional Coverage Computer Architecture Hardware Modeling Emulation Performance Profiling Coherent Interconnects +9 more Show less

SystemVerilog UVM Verilog VHDL C++ Python Perl TCL Ethernet ASIC Verification Logic Design Electronic Circuit Design Object Oriented Programming Scripting +9 more Show less

System Verilog UVM VMM PCI Express AXI Python Perl Makefiles ASIC Functional Coverage Verification Methodologies +6 more Show less

Verilog system Verilog UVM Python C++ C Perl Shell MySQL PHP Linux Unix Windows HDL Digital Systems Computer Organization Hardware Design Simulation Debugging Oscilloscopes +15 more Show less

Verilog system Verilog UVM Python C++ C Perl Shell MySQL PHP Linux Unix Windows HDL Logic Design Simulation Debugging Oscilloscopes Logic Analyzers +14 more Show less

System Verilog UVM Verilog ASIC Verification PCIe CXL NVMe Ethernet Python Perl FPGA HLS Computer Architecture Scripting Automation Simulation Tools +11 more Show less

SystemVerilog UVM SVA RTL Gate-level Netlists Python Perl Tcl Git FPGA Emulation Synopsys Cadence Mentor Co-simulation iJTAG Tessent DesignSync +13 more Show less

System Verilog UVM ASIC SoC Python Perl PCIe CXL Ethernet AHB AXI DDR Formal Verification Veloce HAPS Simulation Emulation +12 more Show less

SystemVerilog UVM Verilog Python Perl C C++ Linux ASIC Design Formal Verification Jasper Gold Veloce Palladium Zebu HAPS PCIe Ethernet RDMA TCP Fiber Channel P4 +16 more Show less

Generative AI LLM Python C/C++ Perl SystemVerilog UVM Assertions Model Context Protocol AWS GCP Azure OCI CI/CD Jenkins GitHub Actions Git Perforce Object-Oriented Programming +14 more Show less

GPU Architecture RTL Emulation SystemC Python C++ Linux OpenGL Vulkan OpenCL Performance Modeling Profiling Automation AI/ML SoC Sparta +11 more Show less

GPU Architecture C++ Python Linux RTL Emulation SystemC OpenGL Vulkan OpenCL Performance Modeling AI/ML Sparta SoC Design Profiling Tools Automation Frameworks +11 more Show less

System Verilog UVM OVM Python C C++ RTL Verification Scripting Firmware Formal Verification DSP PHY DDR Network Protocols AI-assisted tools +10 more Show less

System Verilog UVM ASIC Design C C++ Python Perl Linux Formal Verification Networking Post-silicon Lab Bring-up +6 more Show less

System Verilog UVM OVM Python C C++ RTL Verification Scripting Firmware Formal Verification DSP PHY DDR Network Protocols AI-assisted tools Regression Frameworks +11 more Show less

System Verilog UVM OVM C C++ Perl SystemC RTL Verification ASIC Design FPGA Emulators DSP Scripting +8 more Show less

System Verilog UVM OVM C C++ SystemC Perl RTL Verification ASIC Design FPGA Emulators DSP Scripting +8 more Show less

UVM System Verilog C++ Python Perl RTL SoC FPGA Emulation AI Accelerators Computer Architecture Interconnect Networks Simulation +8 more Show less