IC Verification Engineer

Broadcom

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$121,900–$195,000 / yr
Employment
Full-time
Posted
14 days ago
Freshness
Confirmed live today
Closes
Apr 8, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $196k
This role $158k
$109k $238k
below market most similar roles pay here above market

This role pays less than 84% of similar roles. Most pay $168,500–$223,000 — the blue band above. At the midpoint, this role pays about $158k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 280 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · IC Verification Engineer

The IC Verification Engineer will join the team to develop comprehensive test plans for Block, Core, and SOC features while writing functional coverage. The role involves architecting and developing scalable, reusable test benches using established verification methodologies. Daily responsibilities include building pseudo-random tests, debugging regression failures, and analyzing functional coverage gaps to improve test quality. The engineer must lead documentation for verification strategies and conduct reviews with design and architecture teams to drive efficiency. Key technical requirements include proficiency in SystemVerilog and verification methodologies such as UVM, VMM, or OVM. Candidates must demonstrate a strong command of Object-Oriented Programming principles and a deep understanding of complex multi-layered protocols, specifically PCIe. This role focuses on ensuring the functional integrity of semiconductor hardware components.

What you'll do

  • Develop test plans and write functional coverage for Block, Core, and SOC features.
  • Architect and develop scalable, reusable test benches using standard verification methodologies.
  • Build pseudo-random tests to verify features and achieve full functional coverage.
  • Debug regression failures and analyze functional coverage gaps to improve test coverage.
  • Lead the documentation of verification strategies, including test plans and verification environments.
  • Lead verification reviews with design and architecture teams.
  • Drive continuous improvements in verification quality and efficiency.

What we're looking for

  • Bachelor's degree in Electrical Engineering or related field with 8+ years of relevant experience.
  • Master's degree in Electrical Engineering or related field with 6+ years of related experience.
  • 6+ years of experience in writing and debugging complex test benches.
  • Deep understanding of verification aspects including testbench building, test plans, pseudo-random tests, and functional coverage.
  • Proficiency in SystemVerilog and verification methodologies like UVM, VMM, or OVM.
  • Exceptionally good command of Object-Oriented Programming principles.
  • Good understanding of a complex protocol like PCIe or other multi-layered protocols.
  • Knowledge of PCI Express protocol (preferred).

More like this

Similar roles

IC Verification Engineer

Broadcom

San Jose, CA 36 days ago $121,900–$195,000
System Verilog UVM VMM OVM Object-Oriented Programming PCIe Functional Coverage Verification Methodology
8+ yrs exp

IC Verification Engineer

Broadcom

San Jose, CA 36 days ago $143,800–$230,000
System Verilog UVM VMM ASIC PCI Express AXI Makefiles Functional Coverage Pseudo-random Testing Verification Methodologies SOC Tapeout
10+ yrs exp

IC Verification Engineer

Broadcom

San Jose, CA 14 days ago $143,800–$230,000
System Verilog UVM VMM ASIC PCIe AXI Python Perl Makefiles Functional Coverage Verification Methodologies
10+ yrs exp

IC Verification Engineer

Broadcom

San Jose, CA 14 days ago $143,800–$230,000
System Verilog UVM VMM ASIC PCIe AXI Python Perl Makefiles Functional Coverage Pseudo-random testing Verification Methodologies
10+ yrs exp

IC Verification Engineer

Broadcom

San Jose, CA 64 days ago
System Verilog UVM VMM ASIC PCIe AXI Python Perl Makefiles Functional Coverage Verification Methodologies
10+ yrs exp

ASIC Verification Engineer

Nvidia

Santa Clara, CA 22 days ago $116,000–$189,750
System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Logic Design Coverage Metrics ASIC Design Verification Object-Oriented Programming Profiling Tools X prop
3+ yrs exp Hybrid