Browse tech roles

Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Cadence SKILL ASIC HBM DDR5 RF/Microwave Automation High-Performance Computing 5G +9 more Show less

STA Synopsys PrimeTime Cadence Tempus Tcl Python Perl Ruby Linux Unix VLSI ASIC MMMC ECO Signal Integrity SPICE POCV SOCV LVF PBA RC Networks +15 more Show less

DFT ATPG Scan Test Gate-level Netlist Static Timing Analysis Clock-domain Crossing Power Analysis IEEE 1149.1 IEEE 1500 Cache Architecture Physical Design System-on-Chip +7 more Show less

STA VLSI ASIC Physical Design Synopsys PrimeTime Cadence Tempus TCL Python Ruby BASH SPICE CMOS Signal Integrity Timing Constraints RC Networks 3DIC SOIC +11 more Show less

Verilog system Verilog UVM Python C++ Perl C Shell MySQL PHP Linux Unix Windows HDL Simulation Debugging Oscilloscopes Logic Analyzers +13 more Show less

Verilog system Verilog UVM Python C++ C Perl Shell MySQL PHP Linux Unix Windows HDL Simulation Debugging Oscilloscopes Logic Analyzers +13 more Show less

SystemVerilog UVM SVA RTL Gate-level Netlists Python Perl Tcl Git FPGA Emulation Synopsys Cadence Mentor Co-simulation iJTAG Tessent DesignSync +13 more Show less

Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL HBM DDR5 RF/Microwave Layout Automation Process Development +8 more Show less

Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL ASIC HBM DDR5 RF Microwave Layout Automation Manufacturability Reliability +11 more Show less