ASIC Design Automation Engineer

Broadcom

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Fort Collins, CO
Salary: $129,400–$207,000 / yr
Employment: Full-time
Posted: 48 days ago
Freshness: Confirmed live today
Closes: Mar 8, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k

This role $168k

$117k $242k

below market most similar roles pay here above market

This role pays less than 75% of similar roles. Most pay $168,500–$227,300 — the blue band above. At the midpoint, this role pays about $168k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 280 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Design Automation Engineer

Role Posting Log in to save

The ASIC Design Automation Engineer joins the ASIC Products Division to define, develop, deploy, and support methodology and design automation software tools for ASIC development. This role involves developing and testing software products used to support IC hardware development, synthesis, place, route, and verification. The engineer will use Bash, Python, Ruby, and TCL scripting to automate design tool processes while developing complex tools in C++. Key responsibilities include debugging design flow issues, providing global support and training, and working directly with EDA vendors. Candidates must possess skills in Digital Logic Design, Verilog HDL, and programming concepts like OO design and data structures. The work focuses on solving technical challenges in Static Timing Analysis and Power Delivery Verification and Analysis within a UNIX/Linux environment.

Skills

Python C++ Tcl Ruby Perl Verilog HDL UNIX Linux Digital Logic Design Static Timing Analysis Data Structures OO Design IC Design Synthesis Verification

What you'll do

Automate design tool processes using Bash, Python, Ruby, or TCL scripting.
Develop complex software tools using C++ for ASIC design and implementation.
Debug tool and design flow issues for IC designers.
Provide tool and methodology support and training to global engineering teams.
Work directly with EDA vendors to resolve technical tool issues.
Create innovative hardware and software solutions for ASIC development.
Develop documentation and training materials for custom flows and internal tools.

What we're looking for

Bachelor's or Master's Degree in Electrical, Electronic, or Computer Engineering.
12+ years of related experience.
Proficiency in programming languages including Perl, Python, Ruby, Tcl, and C/C++ in a UNIX/Linux environment.
Understanding of digital logic design, Verilog HDL, and software concepts like OO design, data structures, and algorithms.
Experience developing and debugging software in a team environment.
Experience using Bash, Python, Ruby, or TCL scripting to automate design tool processes.
Knowledge of Static Timing Analysis and Power Delivery Verification and Analysis.
Excellent communication and problem-solving skills.

Similar roles

ASIC Design Engineer

Nvidia

Santa Clara, CA 71 days ago $116,000–$189,750

RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow

2+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 165 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 83 days ago $150,400–$277,600

ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration

3+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 83 days ago $184,700–$324,800

ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration

10+ yrs exp

Save

ASIC Design Engineer

Broadcom

Irvine, CA +2 14 days ago $121,900–$195,000

ASIC Design RTL Design Ethernet PCIe Python Perl Simulation Verification Synthesis Timing Closure Silicon Validation Architecture Definition high speed communication front end design

8+ yrs exp

Save