Microprocessor VLSI Physical Design Engineer

Amd

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Fort Collins, CO
Salary
$144,800–$217,200 / yr
Posted
61 days ago
Freshness
Confirmed live today
Closes
Aug 4, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $205k
This role $181k
$131k most similar roles pay here $277k

This role pays less than 63% of similar roles. Most pay $168,425–$241,750 — the shaded band above. At the midpoint, this role pays about $181k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 512 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 512 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Microprocessor VLSI Physical Design Engineer

Role Posting Log in to save

The Microprocessor VLSI Physical Design Engineer joins the Cores Organization as a technical expert focused on developing next-generation cores and caches. This role involves high-speed VLSI design in deep submicron FinFET processes, where the engineer collaborates with RTL and physical designers to optimize power, performance, area, and schedule. The position requires solving complex tool problems through innovative approaches and creating technical presentations for management. Key responsibilities include managing floor planning, bus and pin planning, clock tree synthesis, placement, routing, parasitic extraction, static timing analysis, IR drop analysis, electromigration, and physical verification. Candidates must understand computer architecture, Verilog RTL, digital circuits, high-speed flops, synchronizers, level shifters, and SRAM. Proficiency in programming languages such as Perl, C, and Tcl is required to support the design of advanced processor components.

Skills

VLSI FinFET Verilog RTL Floor planning Clock Tree Synthesis Placement Routing Parasitic Extraction Static Timing Analysis IR Drop Analysis Electromigration Physical Verification SRAM Perl C Tcl Computer Architecture

What you'll do

  • Perform high-speed VLSI design using deep submicron FinFET processes.
  • Optimize power, performance, area, and schedule in collaboration with RTL and physical designers.
  • Solve complex design and tool problems using innovative and groundbreaking approaches.
  • Champion technical innovation across the organization to improve chip performance.
  • Create technical presentations for peers and management regarding project progress and designs.
  • Modify Verilog RTL to address specific timing or power requirements.
  • Execute floor planning, clock tree synthesis, placement, routing, and physical verification.
  • Perform static timing analysis and IR drop analysis during the sign-off process.

What we're looking for

  • Experience in high-speed VLSI design in deep submicron FinFET processes.
  • Excellent understanding of computer architecture, hardware concepts, and design tradeoffs.
  • Knowledge of floor planning, bus/pin planning, CTS, placement, routing, extraction, STA, IR drop, electromigration, and physical verification.
  • Ability to comprehend complex Verilog RTL and make minor modifications for timing or power.
  • Knowledge of digital circuits, high speed flops, synchronizers, level shifters, and SRAM.
  • Familiarity with programming languages such as Perl, C, or Tcl (preferred).
  • BS/MS in EE, CS, CSE, or a similar field (preferred).
  • Hardware design experience (preferred).

Related searches

More Microprocessor VLSI Physical Design Engineer jobs Microprocessor VLSI Physical Design Engineer jobs in Fort Collins All jobs at Amd

More like this

Similar roles

Physical Design Engineer

Apple Inc

San Francisco, CA 17 days ago $262,500–$394,000
Physical Design RTL GDSII Floor-planning Place and Route STA LVS DRC Verilog Perl Tcl Synthesis Power Grid SoC Architecture Extraction
10+ yrs exp
Save

SRAM Circuit Design Engineer

Amd

Boxborough, MA 29 days ago $144,800–$217,200
Physical Design SRAM Memory Design Floorplanning Clock Tree Synthesis Routing Timing Closure Static Timing Analysis Verilog EDA Tools Tcl Python Perl C Parasitic Extraction Physical Verification Power Integrity IR-drop Electromigration
Hybrid
Save

Silicon Design Engineer

Amd

San Jose, CA 65 days ago $166,400–$249,600
ASIC SoC RTL-to-GDS Synthesis Floorplanning Clock Tree Synthesis Static Timing Analysis PrimeTime Design Compiler Innovus Fusion Compiler DRC LVS IR Drop Electromigration Python Tcl Shell Scripting FPGA FinFET
Save

CPU Physical Design Engineer

Qualcomm

Austin, TX 17 days ago $216,600–$325,000
CPU Design Micro-architecture Logic Design C C++ Python Perl Verilog VHDL Synthesis Design Verification Simulation Emulation Formal Verification Silicon Validation Physical Design
8+ yrs exp
Save