Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Analog Layout Automation Engineer

Apple Inc

Cupertino, CA 11 days ago $175,500–$311,700
Actively hiring Confirmed live today Trusted Above market
Analog Layout Automation Cadence Virtuoso Python SKILL Perl TCL PyTorch DRC LVS ERC FinFET CMOS Cadence Innovus PCell DFM Image Processing
10+ yrs exp

Senior Package Layout Engineer, Hardware

Nvidia

Santa Clara, CA +5 11 days ago $136,000–$212,750
Actively hiring Confirmed live today High trust Below market
Cadence APD PCB Layout Substrate Layout High-Speed Design Signal Integrity Virtuoso Calibre Valor Constraint Manager HDI Design IC Substrates Package Routing Stack-up Power Distribution CAD Library Databases ASIC Packages
5+ yrs exp Hybrid

Package Layout Engineer

Nvidia

Santa Clara, CA +5 14 days ago $108,000–$184,000
Actively hiring Confirmed live today High trust Below market
Cadence APD PCB Layout Substrate Layout High-Speed Design Signal Integrity Virtuoso Calibre Valor Constraint Manager HDI Design IC Substrates Package Routing Stack-up Power Distribution CAD Library Databases
2+ yrs exp Hybrid

Staff PCB Layout Engineer

Arm Holdings

Chandler, AZ 18 days ago $198,100–$268,000
Actively hiring Confirmed live today High trust Above market
PCB Layout Cadence OrCAD CIS Allegro PCB HDI Signal Integrity Power Integrity PCIe DDR IPC Standards DFM DFT ODB++ Gerber Schematic Entry SoC FPGA
Hybrid

Staff PCB Layout Engineer

Arm Holdings

Chandler, AZ 18 days ago $198,100–$268,000
Actively hiring Confirmed live today High trust Above market
PCB Layout Cadence OrCAD CIS Allegro PCB HDI Signal Integrity Power Integrity PCIe DDR IPC Standards DFM DFT ODB++ Gerber Schematic Entry SoC FPGA
Hybrid

Senior IC Layout Design Engineer

Amd

San Jose, CA 18 days ago $156,480–$234,720
Actively hiring Confirmed live today High trust Competitive pay
analog/mixed-signal layout SerDes CMOS Fin-FET LVS DRC ERC ANT ESD Cadence SKILL Python Perl Tcl IC Manufacturing Physical Design Verification Floor-planning Power Distribution Network Clock and Signal Routing

Custom IC Layout Engineer

Snap Inc.

19 days ago $173,000–$259,000
Actively hiring Confirmed live today High trust Competitive pay
Cadence Virtuoso Siemens Calibre TCL SKILL Python Perl Linux DRC LVS ERC Parasitic Extraction IC Layout ASIC CMOS SRAM Signal Integrity DFM
5+ yrs exp Hybrid

Senior Analog Layout Engineer

Cisco

Carlsbad, CA +1 20 days ago $149,100–$218,100
Actively hiring Confirmed live today High trust Competitive pay
Cadence Virtuoso Calibre FINFET DRC LVS ERC Parasitic Extraction EM/IR Analysis Python Perl TCL Linux ASIC SoC Tapeout Mixed-Signal Layout Signal Integrity Thermal Management
7+ yrs exp Hybrid

Senior Mask Layout Design Engineer

Nvidia

Santa Clara, CA +1 21 days ago $132,000–$207,000
Actively hiring Confirmed live yesterday High trust Below market
Mask Layout Design Cadence Virtuoso FinFET CMOS DRC LVS ICV Calibre Python Perl SKILL Mixed-Signal SerDes RF Layout VLSI Floor Planning Tape-out
8+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Waltham, MA 24 days ago $157,700–$280,600
Actively hiring Confirmed live today Trusted Above market
Analog Layout Automation Cadence Virtuoso PyTorch Python SKILL Perl TCL Shell DRC LVS ERC FinFET CMOS Cadence Innovus PCell DFM IR Drop RC Delay Electromigration
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Melbourne, FL 24 days ago
Actively hiring Confirmed live today Trusted
Analog Layout Mixed-Signal SKILL Python Perl TCL Shell PyTorch Cadence Virtuoso Cadence Innovus LVS DRC ERC DFM PCell FinFET CMOS Image Processing
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Beaverton, OR 24 days ago
Actively hiring Confirmed live today Trusted
Analog Layout Mixed-Signal SKILL Perl TCL Python Shell PyTorch DRC LVS ERC Cadence Virtuoso Cadence Innovus FinFET CMOS DFM PCell IR Drop RC Delay Electromigration
10+ yrs exp

Analog Layout Automation Engineer

Apple Inc

Austin, TX 24 days ago
Actively hiring Confirmed live today Trusted
Analog Layout Mixed-Signal SKILL Python Perl TCL Shell PyTorch Cadence Virtuoso Cadence Innovus LVS DRC ERC DFM PCell FinFET CMOS Image Processing
10+ yrs exp

PCB Design Layout Engineer

Nvidia

Santa Clara, CA 26 days ago $200,000–$322,000
Actively hiring Confirmed live today High trust Above market
PCB Layout Cadence Allegro HDI Signal Integrity DFM DFA DFT Back-drilling EMI/RFI Control IPC Specifications Floor Planning Constraint Management
10+ yrs exp

PCB Design Layout Engineer

Nvidia

Santa Clara, CA 26 days ago $168,000–$258,750
Actively hiring Confirmed live today High trust Competitive pay
PCB Layout Cadence Allegro Mentor Graphics Signal Integrity Power Integrity High-Speed Digital Design EMI/RFI Control ODB++ IPC Specification FCC UL Electronic PCB Documentation CAD Layout Component Placement Constraints Management
6+ yrs exp

PCB Design Layout Engineer

Nvidia

Santa Clara, CA 26 days ago $168,000–$258,750
Actively hiring Confirmed live today High trust Competitive pay
PCB Layout Cadence Allegro Mentor Graphics Signal Integrity Power Integrity High-Speed Digital Design ODB++ EMI/RFI Control IPC Specification FCC UL Electronic PCB Documentation CAD Layout Component Placement Constraints Management
6+ yrs exp

Silicon Photonics PIC Layout Engineer

Broadcom

San Jose, CA 27 days ago
Actively hiring Confirmed live today High trust
Photonic IC Layout IC Layout Cadence EDA) tools LVS DRC Electronic Design Automation Layout Methodologies
5+ yrs exp

Mask Layout Designer

Qualcomm

San Diego, CA 28 days ago
Actively hiring Confirmed live today High trust
RFIC Design Custom Layout Cadence Virtuoso XL Siemens Caliber LVS DRC ERC Python SKILL Perl Tapeout Routing Verification AI-assisted tools
2+ yrs exp

Staff PCB Designer/Layout Engineer, Air Dominance and Strike

Anduril Industries

Costa Mesa, CA 32 days ago $168,000–$272,000
Actively hiring Confirmed live yesterday High trust Above market
Altium PCB Layout Power Integrity High Speed Digital DDR PCIe SerDes Ethernet USB HDI Microvia Rigid-flex RF Mixed-Signal HyperLynx Ansys SIwave Cadence Sigrity IPC Standards MIL-STD DFM DFA ECAD Libraries
10+ yrs exp

Senior PCB Layout Engineer

Amazon Inc

Austin, TX +4 34 days ago $137,300–$185,700
Actively hiring Confirmed live today High trust Below market
PCB Layout Mentor Xpedition Schematic Capture High Speed Circuits PCB Design PCBA Design for Manufacturing IPC Class 2 High Current Density Design Hardware Development Stackup Circuit Board Layout