Silicon Photonics PIC Layout Engineer

Broadcom

Confirmed live today High trust

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $101,000–$162,000 / yr
Employment: Full-time
Posted: 2 days ago
Freshness: Confirmed live today
Closes: Mar 29, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $205k

This role $132k

$82k most similar roles pay here $283k

This role pays less than 96% of similar roles. Most pay $168,425–$241,750 — the shaded band above. At the midpoint, this role pays about $132k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 172 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 125 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Silicon Photonics PIC Layout Engineer

Role Posting Log in to save

As a Silicon Photonics PIC Layout Engineer, you will join the team to design and implement photonic integrated circuit layouts while contributing to the development of layout methodologies and flows. Your daily responsibilities include collaborating with design and verification teams to ensure all layouts meet specific performance requirements, performing layout vs. schematic checks, and conducting design rule checking. You will utilize script-based layout tools and work within a collaborative environment to solve complex technical challenges in the photonic integrated circuit space. The role requires proficiency with Cadence layout tools and Electronic Design Automation tools. Candidates should possess a background in Computer Science or Electrical Engineering and demonstrate strong attention to detail and problem-solving skills while navigating the complexities of IC layout processes and specialized script-based automation for photonics hardware.

Skills

Photonic IC Layout Cadence EDA) tools LVS DRC IC Layout PIC Electronic Design Automation

What you'll do

Design and implement photonic integrated circuit (PIC) layouts.
Develop and utilize a script-based layout tool.
Perform layout vs. schematic (LVS) checks to ensure design accuracy.
Execute design rule checking (DRC) to meet technical specifications.
Contribute to the development and improvement of layout methodologies and flows.
Ensure all layouts meet specific performance requirements set by the design team.

What we're looking for

Bachelor's degree in Computer Science, Electrical Engineering, or a related field and 5+ years of related experience.
Master's degree in Computer Science, Electrical Engineering, or a related field and 3+ years of related experience.
Experience with Electronic Design Automation (EDA) tools.
Familiarity with Cadence layout tools.
Experience with script-based layout (preferred).
Strong interest in developing a career in IC layout.
Highly motivated and eager to learn (desired).
Strong attention to detail and excellent problem-solving skills (desired).

Similar roles

Silicon Photonics PIC Design Engineer

Broadcom

San Jose, CA 120 days ago $143,800–$230,000

Silicon Photonics Ansys/Lumerical Cadence Virtuoso Signal Integrity Python TIA Modulators Photodetectors WDM optical interconnect s Layout Automation Scripting System-level Testing

10+ yrs exp

Save

Senior Photonic Layout Design Engineer

Nvidia

Santa Clara, CA 24 days ago $148,000–$235,750

Silicon Photonics Cadence Virtuoso DRC LVS Python SKILL Perl TCL C++ Photonic Integrated Circuits Tape-out Calibre Hercules ICV Dracula Primeyield Pcells Layout Automation

6+ yrs exp

Save

Physical Design Engineer

Broadcom

San Jose, CA 39 days ago $143,800–$230,000

ASIC Physical Layout 3D IC DRC LVS TCL Python High-Speed Signal Interconnects SI PI RDL Advanced Packaging PCB Layout

10+ yrs exp

Save

Senior Analog & RF IC Layout Engineer

Broadcom

Irvine, CA +1 93 days ago $109,700–$175,500

RF Layout Cadence Virtuoso Mentor Calibre FinFET DRC LVS Floorplanning SerDes TX RX mixed signal Tape-out EDA Tools

8+ yrs exp

Save

Substrate Package Layout Engineer

Broadcom

San Jose, CA 165 days ago $141,300–$226,000

Cadence Allegro Package Design Innovus Virtuoso Calibre Klayout EDA DRC LVS rf-design IC Substrate Package Design Surface Mount Technology Signal Integrity

10+ yrs exp

Save

Digital Layout Design Engineer

Apple Inc

Beaverton, OR 65 days ago

Digital Layout ASIC SubMicron CMOS Floorplanning Standard Cell Planning LVS DRC ERC CALIBRE Mentor Graphics Cadence CSH Perl SKILL Layout Automation Memory Compiler Development

10+ yrs exp

Save