Browse tech roles

UVM SystemVerilog constraint-random verification coverage-driven sign-off Artificial Intelligence tools NPUs image/video processing pipelines custom silicon architectures Synopsys front-end suites MIPI RTL VHDL CI/CD Git +9 more Show less

SystemVerilog UVM Perl Python Veloce Palladium Zebu HAPS IEV VC Formal PCIe CXL Ethernet RDMA DDR TCP +11 more Show less

SystemVerilog UVM Linux C++ Python Perl Veloce Palladium Zebu HAPS CI/CD Networking Dashboard_management Emulation_platforms +9 more Show less

Verilog SystemVerilog UVM SVA VCS Perl Tcl Makefiles Python LLMs Agentic AI frameworks VCS-XA Gate Level Simulation Formal Equivalence +9 more Show less

SystemVerilog UVM SystemVerilog-UVM C++ C Perl Python VHDL Verilog AMBA_Bus_Protocol Formal_Verification Assertion_Based_Formal_Verification +7 more Show less

SystemVerilog UVM C++ Python PCIe CXL CHI VCS Debussy GDB +5 more Show less

SystemVerilog UVM Assertions C++ Python DDR CACHE SOC Formal verification PASIM simulations Memory verification VIPs +6 more Show less

SystemVerilog UVM SystemVerilog-UVM Perl Python C++ C VHDL Formal Verification Assertion Based Formal Verification AMBA Bus Protocol AXI AHB APB +9 more Show less

C++ SystemVerilog UVM SystemC Jasper VCFormal Python Docker CI/CD Git SVN Linux Windows +8 more Show less

SystemVerilog UVM C++ Verilog Linux Windows Python Git CI/CD Jenkins Docker Kubernetes AWS Google Cloud Platform PostgreSQL Mentor Graphics Calibre Cadence Incisive Simulator Formal Verification Random Testing Directed Testing +15 more Show less