ASIC Design Verification Engineer

Amazon Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Sunnyvale, CASan Diego, CA
Salary: $153,600–$215,000 / yr
Posted: 3 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $175k

This role $184k

$135k $224k

below market most similar roles pay here above market

This role pays more than 71% of similar roles. Most pay $160,000–$190,200 — the blue band above. At the midpoint, this role pays about $184k versus about $175k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 647 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 645 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · ASIC Design Verification Engineer

Role Posting Log in to save

ASIC Design Verification Engineer, Amazon Leo joins the sub-team responsible for defining and implementing digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. You will implement a state of the art verification environment to test RTL against reference Matlab and C models, develop detailed test plans, and run regressions to collect coverage matrices. Daily tasks include writing tests in C/C++ for embedded CPUs, developing tests for FPGA and emulation platforms, and performing formal verification of complex blocks. You will participate in system level verification using test benches constructed with UVM, System C, and DPI-C. This role focuses on defining modems, high-speed interfaces, embedded processors, and DSP solutions using the latest CMOS generation technologies to solve wireless communication problems in satellite networks.

Skills

UVM System C C++ C Matlab Formal Verification DPI-C RTL FPGA Emulation DSP Scripting

What you'll do

Implement a state-of-the-art verification environment to test RTL against reference Matlab/C models.
Develop detailed test plans and write tests to run regressions and collect coverage matrices.
Write C/C++ tests to execute on embedded CPUs.
Develop tests for FPGA and emulation platforms.
Run formal verification of complex blocks to ensure functional correctness.
Participate in system-level verification using test benches constructed with UVM, SystemC, and DPI-C.
Develop a highly automated environment to run regressions and maintain the database organization.

What we're looking for

Bachelor's degree in Electrical Engineering or a related field.
5+ years of experience with UVM, C, System C, and scripting.
5+ years of verification work experience, preferably in communication systems.
U.S. citizen, national, permanent resident, refugee, or granted asylum.
Master's or Ph.D. degree in Electrical / Communications Engineering (preferred).
7+ years in digital verification, preferably in communication systems (preferred).
Familiarity with Matlab (preferred).
Export control laws and regulations, candidates.

Save