Browse tech roles

SystemVerilog UVM VCS GDB RISCV C Assertion-based Verification Functional Coverage Random Stimulus Firmware ASIC Verification Memory Subsystem High Speed IO Object Oriented Programming +9 more Show less

System Verilog UVM ASIC Verification Python Perl C C++ Emulation Formal Verification SoC Architecture Silicon Bring-up Post-Silicon Debug +7 more Show less

SystemVerilog UVM C C++ Python Perl ASIC Verification Constrained Random Testing Assertion-based Verification VCS IES GDB Debussy Memory Management Computer Architecture Functional Coverage Scoreboards +12 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Logic Design Coverage Metrics Object-Oriented Programming Automation Scripting ASIC Design Verification +8 more Show less

SystemVerilog UVM RTL Python Perl VCS dc_shell GDB Debussy ASIC Design Pre-silicon Verification Object-Oriented Programming Scripting Design Automation Functional Coverage +10 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Coverage Metrics Logic Design ASIC Verification DFT IST Object-Oriented Programming Automation +9 more Show less

SystemVerilog UVM RTL Python Perl VCS dc_shell GDB Debussy ASIC Design Pre-silicon Verification Object-Oriented Programming Design Automation Scripting Coverage-based Verification +10 more Show less

System Verilog UVM RTL Verilog Python VCS Verdi Computer Architecture Functional Coverage Scripting ASIC Verification Simulation Tools +7 more Show less

SystemVerilog UVM Verilog VHDL C++ Python Perl TCL Ethernet ASIC Verification Logic Design Computer Architecture Object-Oriented Programming Scripting +9 more Show less

SystemVerilog UVM Verilog VHDL C++ Python Perl TCL Ethernet ASIC Verification Logic Design Electronic Circuit Design Object Oriented Programming Scripting +9 more Show less

SystemVerilog UVM Verilog VHDL Python C++ Perl Formal Verification UPF AMBA AXI AHB APB RTL Object-Oriented Programming Scripting Automation +12 more Show less

UVM ASIC Verification SVA C++ C Python Perl TCL ARM SoC Ethernet AXI APB DMA Memory Controllers Makefiles Perforce +12 more Show less

SystemVerilog UVM ASIC Verification Python Perl Hardware Emulation FPGA Cadence Palladium Siemens Veloce Synopsys ZeBu PCIe Ethernet CXL HBM DDR RTL Silicon Bring-up Post-Silicon Validation +13 more Show less

SystemVerilog UVM assertion based verification C++ Python Formal Verification UPF DDR Cache SoC tape out post silicon debug PASIM Power Verification +9 more Show less

SystemVerilog UVM RTL Mixed-Signal Verification Real-Number Modeling (RNM) Verilog-AMS SVA Assertion-Based Verification Co-simulation FPGA Prototyping Emulation Regression Automation +7 more Show less

SystemVerilog UVM Ethernet NVLink CXL Python Perl Assertion-based Verification Functional Coverage ASIC Design High Speed I/O Verification Infrastructure Scripting post silicon verification +9 more Show less

ASIC UVM SystemVerilog Verilog Python Perl VCS Verdi Xcelium Automation RTL Pre-silicon Verification Scripting Infrastructure Simulation Debug Metrics +12 more Show less

SystemVerilog C++ UVM VCS GDB Debussy Assertion-based Verification Random Stimulus Functional Coverage ASIC Verification Memory Subsystem High Speed IO Protocols Memory Coherence Object Oriented Programming +9 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

System Verilog UVM ASIC SoC Python Perl PCIe CXL Ethernet AHB AXI DDR Formal Verification Veloce HAPS Simulation Emulation +12 more Show less