Browse tech roles

SystemVerilog UVM ASIC FPGA Verilog Python TCL Linux Questa Modelsim Formal Verification AXI PCIe DSP GitLab Constrained Random Testing Assertions Register Abstraction Layer Xilinx +14 more Show less

SystemVerilog UVM ASIC FPGA Verilog Python TCL Linux Questa ModelSim Formal Verification AXI PCIe DSP GitLab VHDL Constrained Random Testing Assertions Register Abstraction Layer +14 more Show less

SystemVerilog UVM ASIC Verification Python Perl RTL VCS dc_shell GDB Debussy Object-Oriented Programming Design Automation Pre-silicon Verification Coverage-based Verification +9 more Show less

SystemVerilog UVM ASIC Verification Python Perl RTL VCS dc_shell GDB Debussy Object-Oriented Programming Design Automation Pre-silicon Verification Coverage-based Verification +9 more Show less

System Verilog UVM Python Verilog RTL VCS Verdi OOPS ASIC Verification Computer Architecture Functional Coverage Scripting +7 more Show less

ASIC Design Verification System Verilog UVM Python Perl Gate Level Simulation Emulation Formal Verification PCIe CXL Ethernet RDMA DDR TCP P4 Veloce Palladium Zebu HAPS OOP +15 more Show less

System Verilog UVM Python Perl ASIC Gate Level Simulation Veloce Palladium Zebu HAPS P4 PCIe CXL Ethernet RDMA DDR TCP Formal Verification +13 more Show less

System Verilog UVM C/C++ VCS Verdi GDB Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Processor Verification Instruction Pipelines Caches HVL +9 more Show less

System Verilog UVM Constrained Random Verification VCS Incisive Python Perl SVA OOP Coverage Closure Ethernet AI/ML Scripting +8 more Show less

System Verilog UVM VCS Verdi Indago GDB C/C++ Perl Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +8 more Show less

System Verilog UVM Python Perl ASIC Design Verification Gate Level Simulation Veloce Palladium Zebu HAPS VC Formal IEV P4 PCIe CXL Ethernet RDMA DDR TCP +14 more Show less

SystemVerilog UVM VCS RISCV C GDB Assertion-Based Verification Functional Coverage Random Stimulus SoC ASIC Verification Debussy Object Oriented Programming Memory Coherence High Speed IO Protocols +10 more Show less

SystemVerilog C++ UVM Verilog VHDL RTL ASIC Verification Computer Architecture SoC OOP Hardware Debug Logic Design HDL Simulation Functional Testing +10 more Show less

SystemVerilog UVM Python Perl Logic Design Logic Synthesis Design Verification DFT Clocking Structures Scripting +5 more Show less

UVM System C C++ C Matlab Formal Verification DPI-C RTL FPGA Emulation DSP Scripting +7 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Logic Design Coverage Metrics ASIC Design Verification Object-Oriented Programming Profiling Tools X prop +8 more Show less

System Verilog UVM C++ Python Perl ASIC Verification Formal Verification Constraint Random Verification Logic Design Coverage Metrics DFT IST Object-Oriented Programming X prop +9 more Show less

SystemVerilog UVM C++ VCS Digital Design Computer Architecture Assertion-Based Verification Functional Coverage Random Stimulus GDB Debussy Object-Oriented Programming Processor Pipeline Verification ASIC Verification +9 more Show less

SystemVerilog UVM VCS GDB C RISCV Assembly Assertion-based Verification Functional Coverage Random Stimulus SoC ASIC Verification Object Oriented Programming Debussy Embedded Microcontrollers +9 more Show less

SystemVerilog C C++ UVM ASIC Design Verification Methodology Constrained Random Testing Assertion-Based Verification Python Perl VCS IES GDB Debussy Computer Architecture Memory Management Object Oriented Programming Functional Coverage +13 more Show less