Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: ASIC Technical Leader Remove filter Clear all

16 of up to 20 (filtered)

ASIC DFT Engineering Technical Leader

Cisco

San Jose, CA +2 5 days ago $186,900–$267,700
Actively hiring Confirmed live today Posted this week High trust Above market
ASIC Implementation Design-for-Test ATPG Tessent TestMax Tetramax Verilog Gate Level Simulation VCS SDF Scan Insertion JTAG Tcl Python Perl Static Timing Analysis Post-Silicon Validation
8+ yrs exp Hybrid
Save

ASIC Technical Leader, RTL

Cisco

San Jose, CA +1 6 days ago $186,900–$267,700
Actively hiring Confirmed live today Posted this week High trust Above market
Verilog System Verilog DFT MBIST AMBA AXI APB AHB JTAG UPF Formal Verification Linting CDC Checkers Synthesis Post-Silicon Debug RTL
10+ yrs exp Hybrid
Save

ASIC DFT Technical Leader

Cisco

San Jose, CA +1 8 days ago $186,900–$267,700
Actively hiring Confirmed live today High trust Above market
DFT ASIC Verilog System Verilog ATPG Jtag Scan BIST TestMax Tetramax Tessent PrimeTime VCS Gate Level Simulation Static Timing Analysis Post-Silicon Validation ATE P1687 RTL Physical Design
10+ yrs exp Hybrid
Save

ASIC Post silicon DFT Technical Leader

Cisco

Austin, TX +1 14 days ago $177,600–$257,400
Actively hiring Confirmed live today Trusted Competitive pay
ASIC DFT Post-Silicon Validation Verilog VCS Gate Level Simulation ATE Patterns P1687 Static Timing Analysis DFT CAD Hardware Bring-up IP Integration Test Architecture Methodology Infrastructure
10+ yrs exp Hybrid
Save

ASIC DFT DV Technical Leader

Cisco

San Jose, CA 14 days ago $186,900–$267,700
Actively hiring Confirmed live today High trust Above market
System Verilog UVM DFT Python TCL Perl Verdi JTAG MBIST Scan Architecture Boundary Scan ATE RTL Physical Design post silicon validation
8+ yrs exp Hybrid
Save

ASIC DFT Technical Leader, CDC

Cisco

San Jose, CA +2 14 days ago $186,900–$267,700
Actively hiring Confirmed live today High trust Above market
ASIC RTL CDC RDC SDC VCS SVA SystemVerilog Synthesis Gate Netlists
8+ yrs exp Hybrid
Save

ASIC Technical Leader, CAD

Cisco

San Jose, CA 14 days ago $186,900–$267,700
Actively hiring Confirmed live today High trust Above market
DFT CAD Python Tcl Perl Shell Scripting LSF Synopsys TestMAX Synopsys VCS Siemen's Tessent AI ML Pandas STIL ATPG RTL SoC Integration
8+ yrs exp
Save

ASIC Engineering Technical Leader

Cisco

San Jose, CA 21 days ago
Actively hiring Confirmed live today High trust
ASIC Silicon Development Firmware Hardware Systems RTL Synthesis Functional Verification Physical Layout FPGA Emulation Post-Silicon Validation Micro-architecture Program Management Milestone Planning Risk Management
10+ yrs exp Hybrid
Save

ASIC Engineering Technical Leader

Cisco

Carlsbad, CA +1 26 days ago
Actively hiring Confirmed live yesterday High trust
ASIC DFT Mixed-Signal SoC At-speed Scan MBIST BISR Boundary-scan PnR Verification AI
10+ yrs exp
Save

ASIC Digital Design Technical Leader

Cisco

Allentown, PA +1 26 days ago
Actively hiring Confirmed live today High trust
ASIC SoC RTL GDS2 FPGA SerDes Ethernet SPI I2C APB AXI DFT Synthesis Timing Closure DSP Scripting
10+ yrs exp
Save

ASIC Engineering Technical Leader

Cisco

San Jose, CA 28 days ago $186,900–$267,700
Actively hiring Confirmed live today High trust Above market
ASIC VLSI SOC DFT Scan ATPG JTAG MBIST PVT SerDes Advantest 93000 JMP SRAM Characterization Qualification Yield Improvement
9+ yrs exp Hybrid
Save

ASIC Design Verification Technical Leader

Cisco

San Jose, CA 29 days ago $186,900–$267,700
Actively hiring Confirmed live today High trust Above market
SystemVerilog UVM ASIC Verification Python Perl FPGA Cadence Palladium Siemens Veloce Synopsys ZeBu PCIe Ethernet CXL HBM DDR SoC Architecture Silicon Bring-up Post-Silicon Validation Regression Infrastructure
10+ yrs exp
Save

ASIC DFT Technical Leader

Cisco

San Jose, CA 41 days ago
Actively hiring Confirmed live yesterday Low trust
Verilog System Verilog ATPG JTAG Scan BIST VCS TestMax Tetramax Tessent PrimeTime Gate Level Simulation Static Timing Analysis post silicon validation RTL Physical Design EDA Tools
10+ yrs exp Hybrid
Save

ASIC DFT Technical Leader, MBIST

Cisco

San Jose, CA +1 54 days ago $214,100–$309,800
Actively hiring Confirmed live today High trust Above market
ASIC DFT MBIST Python TCL Perl Verilog System Verilog Synopsys DesignWare SMS TestMax Mentor Graphics Tessent SRAM DRAM
10+ yrs exp Hybrid
Save

ASIC DFT Technical Leader

Cisco

San Jose, CA +1 84 days ago $186,900–$267,700
Actively hiring Confirmed live today Low trust Above market
DFT ASIC Verilog System Verilog ATPG Jtag Scan BIST TestMax Tetramax Tessent PrimeTime VCS Gate Level Simulation Static Timing Analysis Post-Silicon Validation P1687 EDA Tools
10+ yrs exp Hybrid
Save