ASIC Engineering Technical Leader

Cisco

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$214,100–$309,800 / yr
Employment
Full-time
Posted
5 days ago
Freshness
Confirmed live today

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $207k
This role $262k
$149k $327k
below market most similar roles pay here above market

This role pays more than 90% of similar roles. Most pay $177,250–$236,850 — the blue band above. At the midpoint, this role pays about $262k versus about $207k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 267 open roles on FindRole.

Listed pay typically runs $167,700–$245,000 across 201 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineering Technical Leader

The ASIC Engineering Technical Leader joins the Common Hardware Group to lead complex, multi-functional programs spanning silicon development, firmware, and system delivery. You will drive execution from initial concept through production, coordinating efforts across Silicon Engineering, Platform, Software, Hardware Systems, Sourcing, Operations, and external vendors. Key responsibilities include managing all phases of ASIC development, including design, verification, validation, qualification, and production release. You must align technical requirements and architectural constraints with product management goals while implementing process improvements. The role requires expertise in the end-to-end silicon lifecycle, including architecture, micro-architecture, RTL, Synthesis, functional verification, physical layout, and pre-silicon testing with Emulation and FPGA. You will solve technical problems related to hardware platforms for core Switching, Routing, and Wireless products in the AI era.

What you'll do

  • Lead multi-functional infrastructure and ASIC development projects from initial concept through production.
  • Coordinate efforts across Silicon Engineering, Platform, Software, Hardware Systems, Sourcing, and Operations.
  • Manage all phases of ASIC development including design, verification, validation, qualification, and production release.
  • Align technical requirements, architectural constraints, and product management goals with cross-functional teams.
  • Identify and implement process improvements to enhance efficiency in a fast-paced environment.
  • Track milestones, manage risks, and monitor dependencies to ensure timely delivery execution.

What we're looking for

  • Bachelor’s degree in Computer or Electrical Engineering or another technical field and an equivalent experience of 12+ years in the industry.
  • Experience in Program/Product management or Technical/Engineering management with proven leadership in delivering successful products.
  • Experience leading or managing ASIC development programs with demonstrated knowledge of the end-to-end silicon lifecycle.
  • Experience driving complex, cross-functional projects spanning multiple engineering disciplines including silicon, hardware systems, software, and operations.
  • Strong program management skills including milestone planning, risk management, dependency tracking, and delivery execution.
  • Master’s degree in Computer Science and/or Electrical Engineering or another technical field (preferred).
  • Prior experience in managing ASIC design flow including architecture, micro-architecture, RTL, Synthesis, functional verification, and physical layout (preferred).
  • Experience with pre-silicon testing with Emulation, FPGA, and post-silicon validation (preferred).

More like this

Similar roles

ASIC Design Engineer Technical Lead

Cisco

San Jose, CA 75 days ago $186,900–$267,700
ASIC Design Verilog System Verilog Python Perl TCL Shell Programming RTL Micro-architecture Tape-out post silicon validation Simulation
8+ yrs exp

ASIC DFT Technical Leader

Cisco

San Jose, CA +1 68 days ago $186,900–$267,700
DFT ASIC Verilog System Verilog ATPG Jtag Scan BIST TestMax Tetramax Tessent PrimeTime VCS Gate Level Simulation Static Timing Analysis Post-Silicon Validation P1687 EDA Tools
10+ yrs exp Hybrid

ASIC Engineering Technical Leader

Cisco

San Jose, CA 12 days ago $186,900–$267,700
ASIC VLSI SOC DFT Scan ATPG JTAG MBIST PVT SerDes Advantest 93000 JMP SRAM Characterization Qualification Yield Improvement
9+ yrs exp Hybrid

ASIC Engineering Technical Leader

Cisco

San Jose, CA 17 days ago
Physical Design Verification Validation DV Flow Electrical Planning Full Chip Timing Closure PV PI
8+ yrs exp Hybrid

ASIC Digital Design Technical Leader

Cisco

Allentown, PA +1 10 days ago $177,600–$257,400
ASIC SoC RTL GDS2 FPGA SerDes Ethernet AXI APB I2C SPI DFT Synthesis Timing Closure DSP CPU Sub-systems Design Automation Scripting
10+ yrs exp