Browse tech roles

SystemVerilog UVM Verilog Matlab C System C RTL ASIC Formal Verification DSP CMOS Coverage Analysis +7 more Show less

GPU Design Verification C++ Python SystemVerilog Verilog UVM Graphics Pipeline 3D Graphics Shaders Graphics APIs Formal Verification GPU Architecture +7 more Show less

SystemVerilog UVM C++ Python Perl GPU Design Verification Constrained-Random Testing Coverage-Driven Verification RTL Computer Architecture Hardware Modeling Emulation Performance Profiling Formal Verification +9 more Show less

Formal Verification SystemVerilog SystemVerilog Assertions (SVA) Python C/C++ Perl UVM Model Checking EDA Tools RTL Computer Architecture Graphics Pipelines UPF JIRA Confluence +10 more Show less

System Verilog UVM RTL Design Python Perl Formal Verification AMBA AXI ACE CHI Microarchitecture Cache Coherence Data Structures Algorithms Object-Oriented Programming +10 more Show less

SystemVerilog UVM Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate Level Simulation Simulators Waveform Viewers Coverage Collection OOP +11 more Show less

System Verilog UVM Python Perl C++ NCSIM Xcelium RTL Digital Design Computer Architecture Functional Coverage Code Coverage PCI Express DisplayPort MIPI SOC Memory Management Unit +12 more Show less

SystemVerilog RTL Hardware Description Language Machine-level Code Concurrent Computation PCB Design Lab Instrument Automation Synthesis Simulation +4 more Show less

SystemVerilog UVM RTL Design Formal Verification Python Perl AMBA CHI PCIe Compute Express Link Cache Coherence Memory Systems Bus Protocols +7 more Show less

SystemVerilog UVM RTL Design Formal Verification Python Perl AMBA CHI PCIe Compute Express Link Cache Coherence Memory Systems Bus Protocols +7 more Show less

SystemVerilog UVM Verilog C++ C SystemC TLM RTL ASIC Verification Linux Windows Perl Ruby Shell Scripting Makefiles HLS Simulation Graphics Pipeline Architecture +13 more Show less

SystemVerilog UVM ASIC Verification Python C/C++ Perl VCS Verdi DFT UPF Machine Learning SoC Functional Coverage Assertion-based Verification GDS +10 more Show less

SystemVerilog C C++ Assembly CPU Architecture Digital Logic Design Microarchitecture Post-silicon Bringup +3 more Show less

SystemVerilog C C++ Assembly CPU Architecture Digital Logic Design Microarchitecture Test Plans Transactors RTL Design +5 more Show less

SystemVerilog C C++ Assembly RTL CPU Architecture Digital Logic Design Microarchitecture Hardware Verification Test Plans Transactors +6 more Show less

Physical Verification DRC ERC LVS Calibre P&R Flows Floorplanning ESD Design for Yield Manufacturability Multi Vt Strategies GPU Architecture Global Timing Verification Process ANT PERC +10 more Show less

System Verilog UVM Verilog GPU Architecture RTL Verification TCL Perl Shell Scripting VCS Verdi Makefiles Constrained Random Verification Assertion Methodology IES DVE +10 more Show less

System Verilog UVM Verilog OVM GPU Architecture RTL Verification TCL Perl Shell Scripting VCS Verdi IES DVE Makefiles Perforce Constrained Random Verification Assertion Methodology +12 more Show less

SystemVerilog UVM Python Perl C++ C Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture Data Structures Algorithms PCI Express DisplayPort MIPI Hardware Security +14 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design GPU SoC Automation Scripts +9 more Show less