Browse tech roles

SystemVerilog UVM Python TCL Perl LLM Gate Level Simulation UPF PCIe USB DDR Formal Verification Emulation Simulators Waveform Viewers RTL +11 more Show less

SystemVerilog C++ Python GPU Architecture RTL Constrained-Random Testing Functional Coverage Computer Architecture Graphics Pipelines 3D Graphics Verification Testbenches Semiconductor Design +7 more Show less

Formal Verification SystemVerilog SVA Python C/C++ Perl UVM EDA Tools RTL Computer Architecture Graphics Pipelines Power Gating UPF JIRA Confluence Memory Subsystems +11 more Show less

Verilog system Verilog UVM Python C++ Perl C Shell MySQL PHP Linux Unix Windows HDL Simulation Debugging Oscilloscopes Logic Analyzers +13 more Show less

Verilog system Verilog UVM Python C++ C Perl Shell MySQL PHP Linux Unix Windows HDL Simulation Debugging Oscilloscopes Logic Analyzers +13 more Show less

ASIC UVM SystemVerilog Verilog Python Perl VCS Verdi Xcelium Automation RTL Pre-silicon Verification Scripting Infrastructure Simulation Debug Metrics +12 more Show less

UVM SystemVerilog Verilog Matlab C System C Formal Verification RTL ASIC Digital Verification test bench CMOS DSP Communication Systems +9 more Show less

ASIC SystemVerilog UVM Python MATLAB RTL Pre-silicon Verification Post-silicon Validation Chip Bring-up Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Scripting +10 more Show less

ASIC Design Verification UVM OVM VMM RTL Python Constrained Random Verification Test Bench Development Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Digital Design +8 more Show less

UVM SystemVerilog Verilog SystemC Matlab C DPI-C Formal Verification RTL ASIC Digital Verification Scripting CMOS +8 more Show less

System Verilog UVM SystemC Verilog C++ Formal Verification ASIC Design RTL Linux Windows OOP Simulation Functional Coverage Digital Design Computer Architecture +10 more Show less

UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware +10 more Show less

UVM System Verilog Python C++ System C SVA coverage driven verification Constraint Random Testing LLM Prompt Engineering RTL Simulation 4G 5G 3GPP AXI AHB NoC Bus Fabric Automation +14 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

Python TCL Perl Verilog SystemVerilog VHDL Synopsys VCS Xcelium Modelsim Verdi Indago C C++ Makefile RTL Machine Learning Artificial Intelligence +12 more Show less

Python TCL Perl Verilog SystemVerilog VHDL VCS Xcelium Modelsim Cadence Synopsys Verdi Indago C C++ Machine Learning RTL +12 more Show less

System Verilog UVM Verilog VHDL C C++ Python Vulkan FPGA Emulation Palladium Zebu QEMU Make Airflow GDB uboot UEFI +13 more Show less