Design Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
1 day ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $199k
$141k most similar roles pay here $240k

This listing doesn't post a salary. Most similar roles pay $168,500–$229,100.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3553 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2740 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Design Verification Engineer

As a Design Verification Engineer, you will join the team to ensure the RTL design of the GPU is functionally correct and bug-free. Your daily responsibilities involve running numerous tests, analyzing waveforms and logs to debug failures, and collaborating with designers to revise tests for corner cases. You will also be responsible for creating verification plans based on architectural specifications, collecting test data to ensure full design coverage, and developing scripts to automate verification flows. The role requires proficiency in SystemVerilog and experience with modern modeling, simulation, and synthesis tools. You must possess expertise in register-transfer and logic levels of complex digital systems, including knowledge of machine-level code, memory management, and networking protocols. Your work focuses on the technical challenge of ensuring hardware functionality while optimizing for performance, power consumption, and energy efficiency.

What does a Design Verification Engineer earn?

Median $195800 from 78 postings across 10 companies.

See salary data

What you'll do

  • Debug reasons for failed tests by analyzing waveforms and logs to pinpoint specific issues.
  • Review weekly failures to identify root causes and coordinate with designers to revise test cases.
  • Verify the RTL design of the GPU to ensure it is functionally correct and bug-free.
  • Develop and improve scripts to automate verification flows based on team requirements.
  • Collect and analyze test data to ensure full coverage of all design codes.
  • Create comprehensive verification plans based on provided architectural specifications.
  • Improve and optimize overall verification workflows through automation.

What we're looking for

  • Master's degree or foreign equivalent in Electrical and Computer Engineering, Electrical Engineering, Electronics Engineering, or a related field.
  • Experience designing at the register-transfer and logic levels of complex digital systems using modern modeling, simulation, synthesis, and verification tools.
  • Proficiency in using modern hardware description languages such as SystemVerilog.
  • Ability to address issues regarding performance, portability, and robustness in system design.
  • Understanding of systems-level issues including machine-level code, compiler optimization, computer arithmetic, memory management, and networking protocols.
  • Experience designing and implementing testing infrastructure for chips, including writing test vectors and performing lab testing.
  • Expertise in chip packaging specifications, test PCB design, fabrication, population, and lab instrument automation.
  • Experience designing and integrating hardware subsystems and co-designing hardware/software interfaces to meet performance, power, and cost objectives.

More like this

Similar roles

Design Verification Engineer

Apple Inc

Cupertino, CA 16 days ago $150,400–$225,300
SystemVerilog C Python Perl Shell Scripting Verilog VCS Verdi MATLAB Digital Electronics RTL Regression Automation CPU Architecture Functional Coverage

Design Verification Engineer

Apple Inc

Cupertino, CA 16 days ago $150,400–$225,300
Verilog Python C++ TCL MATLAB Perl Digital Design Scripting Machine Learning Data Analysis Verification Methodology

CPU Design Verification Engineer

Apple Inc

Austin, TX 16 days ago
SystemVerilog C C++ Assembly RTL CPU Architecture Digital Logic Design Microarchitecture Hardware Verification Transactors

Design Verification Engineer

Apple Inc

Sunnyvale, CA 171 days ago $129,300–$225,300
UVM System Verilog Python C++ System C SVA Coverage Driven Verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Perl Automation

Design Verification Engineer

Apple Inc

San Diego, CA 171 days ago $175,000–$308,500
UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Bus Fabric Perl Prompt Engineering
10+ yrs exp

Design Verification Engineer

Apple Inc

Austin, TX 113 days ago
UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware