Browse tech roles

ASIC Physical Verification DRC LVS ERC PERC DFM ICV Calibre Pegasus Python Tcl Perl Floorplan Tape-out 3nm 2nm 2.5D 3D Chiplet EDA Tools +15 more Show less

SystemVerilog UVM Verilog ASIC Verification SystemVerilog Assertion Python Perl Matlab FPGA Palladium Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +13 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion ASIC Verification Python Perl Matlab FPGA Palladium Constrained Random Testing Functional Coverage Machine Learning AI Wireless Protocols Bluetooth UWB WLAN Zigbee +14 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion ASIC Verification Python Shell Perl FPGA Palladium Matlab Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

Physical Verification DRC LVS ERC Antenna ESD Calibre TCL Python Perl SVRF PERC PDK CAD Methodology Flow Automation shift left PV +11 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Bus Functional Models Transaction-Level Modeling Digital Communication Systems Bluetooth Cellular +7 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Bus Functional Models Transaction-Level Modeling WiFi Bluetooth Cellular Digital Communication Systems +7 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

SystemVerilog UVM Verilog ASIC Verification Python Perl FPGA Palladium Matlab Machine Learning AI Functional Coverage Bluetooth UWB WLAN Zigbee +11 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Shell Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +14 more Show less

Physical Verification DRC LVS ERC Calibre P&R Flows Floorplanning GPU Architecture Design for Yield Manufacturability ESD Multi Vt Strategies Global Timing Verification +8 more Show less

Physical Verification DRC ERC LVS Calibre P&R Flows Floorplanning ESD Design for Yield Manufacturability Multi Vt Strategies GPU Architecture Global Timing Verification Process ANT PERC +10 more Show less

LVS DRC ANT HVDRC Physical Verification Python Perl Tcl Mentor Calibre Synopsys ICV Layout Design Tapeout Design-for-Manufacturing Design-for-Yield Lithography RDL Design +11 more Show less

LVS DRC ANT HVDRC Physical Verification Python Perl Tcl Mentor Calibre Synopsys ICV Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD +12 more Show less

LVS DRC ANT HVDRC ASIC Physical Design Physical Verification Mentor Calibre Synopsys ICV Python Perl Tcl Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD Mixed Signal Back-end Verification +14 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +13 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion Python Perl Matlab FPGA Palladium ASIC Verification Constrained Random Testing Functional Coverage Machine Learning AI Bluetooth UWB WLAN Zigbee +13 more Show less

LVS DRC ANT HVDRC ASIC Physical Design Physical Verification Mentor Calibre Synopsys ICV Python Perl Tcl Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD Mixed Signal Back-end Verification +14 more Show less