Senior Physical Verification CAD Engineer

Microsoft

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
—
Salary
$119,800–$234,700 / yr
Posted
12 days ago
Freshness
Confirmed live today
Closes
Apr 13, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $196k
This role $177k
$106k $248k
below market most similar roles pay here above market

This role pays less than 58% of similar roles. Most pay $171,500–$220,250 — the blue band above. At the midpoint, this role pays about $177k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 694 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 651 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Senior Physical Verification CAD Engineer

The Senior Physical Verification CAD Engineer joins the Cloud Hardware, and Infrastructure Engineering team to drive state-of-the-art Physical Verification CAD solutions for silicon design. This role involves developing, maintaining, and supporting Physical Verification flows across all silicon projects, spanning early design shift-left through final signoff. Key responsibilities include managing DRC, LVS, ERC, antenna, and advanced checks while ensuring tool stability, runtime scalability, and deck integration. The engineer will also deploy AI-enabled agents to optimize PERC workflows. Required skills include proficiency with industry-standard tools like Calibre and scripting in TCL, Python, or Perl. The position focuses on solving complex technical problems related to PDK and node enablement, SVRF rule customization, and reliability-focused verification such as ESD and EOS across multiple technology variants.

What you'll do

  • Develop and maintain Physical Verification flows for all silicon projects from early design through final signoff.
  • Resolve flow and design issues including tool stability, runtime scalability, deck integration, and cross-tool debug.
  • Support PDK and node enablement to ensure flows are production-ready and aligned with foundry decks.
  • Create training materials, documentation, and onboarding labs to improve automation and debug infrastructure.
  • Develop and deploy AI-enabled agents to automate and optimize Physical Verification and PERC workflows.
  • Coordinate with CAD, Technology, and EDA partners to communicate requirements and influence roadmap priorities.

What we're looking for

  • Must have a Doctorate with 1+ years experience, a Master's with 4+ years experience, a Bachelor's with 5+ years experience, or equivalent.
  • Must be able to pass the Microsoft Cloud background check and provide proof of citizenship or US residency for export control regulations.
  • Must have experience developing and supporting Physical Verification flows including DRC, LVS, ERC, antenna, and advanced checks.
  • Must be able to work on PV-related flow and design issues involving tool stability, runtime scalability, and cross-tool debug.
  • Must be able to support PDK and node enablement activities to ensure flows are production-ready and aligned with foundry decks.
  • Must be able to develop and deploy AI-enabled agents to automate and optimize Physical Verification and PERC workflows.
  • Preferred: BS + 7 years or MS + 5 years of relevant experience in Physical Verification, Physical Design, or CAD methodology roles.
  • Preferred: Proficiency with industry standard PV tools like Calibre and solid scripting skills in TCL, Python, or Perl.

More like this

Similar roles

Senior Design Verification Engineer

Microsoft

11 days ago $119,800–$234,700
UVM C C++ ASIC SoC Pre-Silicon Verification Post-Silicon Validation FPGA Simulation Emulation Coverage Closure Jasper Formal Verification Testbench Development Silicon Bring-up Firmware Computer Architecture
5+ yrs exp Hybrid

Principal Physical Verification Engineer

Broadcom

San Jose, CA 4 days ago $143,800–$230,000
ASIC Physical Verification DRC LVS ERC PERC DFM ICV Calibre Pegasus Python Tcl Perl Floorplan Tape-out 3nm 2nm 2.5D 3D Chiplet EDA Tools
10+ yrs exp

Senior ICV CAD Engineer

Nvidia

Santa Clara, CA 7 days ago $136,000–$218,500
ICV Perl Cadence SKILL Virtuoso IC-Manage DRC LVS Spice VLSI Design CMOS Layout DFM EDA Tools Circuit Design
5+ yrs exp

Senior Verification Engineer

Nvidia

Santa Clara, CA 4 days ago $168,000–$264,500
UVM SystemVerilog Verilog Python C/C++ VCS Verdi GDB HLS DisplayPort HDMI MIPI DSI Functional Coverage Assertion-Based Verification Constrained-Random Stimulus Version Control
10+ yrs exp Hybrid

Senior Verification Engineer

Microsoft

Redmond, WA +1 6 days ago $119,800–$234,700
UVM System Verilog Python Shell Pearl Git ASIC FPGA IP Verification Silicon Chip Architecture Performance Instrumentation
5+ yrs exp