Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Hardware Design Validation Engineer, Memory Subsystem

Nvidia

Santa Clara, CA 18 days ago $108,000–$184,000
Actively hiring Confirmed live today High trust Below market
DDR Memory Tuning Signal Integrity Oscilloscopes Schematic Capture Board Design C C++ Java Python Perl Windows OS Linux Firmware
2+ yrs exp

Senior Design Validation Engineer, Intelligence Systems

Anduril Industries

Reston, VA 19 days ago $161,000–$212,000
Actively hiring Confirmed live yesterday High trust Competitive pay
Python C/C++ FPGA PCB Layout Oscilloscope Logic Analyzer Ethernet CAN I2C SPI PCIe USB SCPI VISA Signal Integrity Power Integrity MIL-STD-810 MIL-STD-461
7+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

San Diego, CA 25 days ago $175,000–$308,500
Actively hiring Confirmed live today Trusted Above market
SerDes Analog DFT PCIe USB MPHY AMS IC Development CTLE DFE CDR LDO Scripting Automation AI/ML ATE System Validation
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

Cupertino, CA 25 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
SerDes Analog DFT ATE PCIe USB MPHY CDR CTLE DFE LDO Bandgap AMS IC Development Scripting Automation AI/ML
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

Beaverton, OR 25 days ago
Actively hiring Confirmed live today Trusted
SerDes Analog DFT ATE PCIe USB MPHY CTLE DFE CDR LDO AMS IC Development Scripting Automation AI/ML
10+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

Austin, TX 25 days ago
Actively hiring Confirmed live yesterday Trusted
SerDes Analog DFT ATE PCIe USB MPHY CDR CTLE DFE LMS LDO Scripting Automation AI/ML System Bring-up
10+ yrs exp

Mixed Signal Design Validation Engineer

Nvidia

Santa Clara, CA 28 days ago $116,000–$189,750
Actively hiring Confirmed live yesterday High trust Below market
Mixed Signal Design Silicon Bring-up Python MATLAB Git JMP SerDes Analog Circuit Design High-Speed I/O Lab Instrumentation Data Analysis Automation Electro-optical Transceivers
2+ yrs exp

HSIO Validation Lead, Silicon Co-Design

Nvidia

Santa Clara, CA 34 days ago $168,000–$264,500
Actively hiring Confirmed live today High trust Competitive pay
PCIe NVLink CXL SERDES Signal Integrity Firmware Drivers Ethernet USB Oscilloscopes BERT Protocol Analyzers Logic Analyzers ATE AI Agents
8+ yrs exp Hybrid

SoC Systems & Infrastructure Engineer

Qualcomm

San Diego, CA 35 days ago $121,800–$182,600
Actively hiring Confirmed live yesterday Trusted Below market
ASIC Design SoC Architecture RTL Design Verilog SystemVerilog FPGA Design Emulation Hardware Validation Hardware Debug C/C++ Python Tcl Perl Linux Embedded Linux CI/CD JTAG Git JIRA PCIe AXI Ethernet I2C Palladium Veloce MBIST ATPG

DRAM Design Validation Engineer

Apple Inc

Cupertino, CA 40 days ago $144,600–$218,000
Actively hiring Confirmed live today High trust Competitive pay
DRAM SoC DDR LPDDR DDR-PHY Memory Controller C C++ DRAM Simulation Failure Analysis Computer Architecture Power Integrity TSV POP
4+ yrs exp

DRAM Design Validation Engineer

Apple Inc

Cupertino, CA 40 days ago $175,500–$311,700
Actively hiring Confirmed live yesterday High trust Above market
DRAM SoC DDR LPDDR DDR-PHY Memory Controller C C++ DRAM Simulation Failure Analysis Computer Architecture Power Integrity TSV POP Software Debug
5+ yrs exp

Silicon Validation/Emulation Design Engineer

Apple Inc

Sunnyvale, CA 62 days ago $184,700–$324,800
Actively hiring Confirmed live today High trust Above market
Cadence Palladium Synopsys ZeBu RTL SoC ARM Python Tcl Perl Shell AXI AHB APB Git Perforce CI/CD Waveform Analysis Signal Probing Assertion-based Debug Transactors
10+ yrs exp

Photonic Mixed Signal Design Validation Engineer

Nvidia

Santa Clara, CA 71 days ago $116,000–$189,750
Actively hiring Confirmed live today High trust Below market
Photonic Mixed Signal RF Testing Python Matlab JMP Git Analog Circuits Co-packaged Optics (CPO) Wafer Probe Test Systems Data Analysis Automation Control Loops Electrical-Optical Compliance
2+ yrs exp

AR/VR Design Validation Engineer

Apple Inc

San Francisco, CA 87 days ago $150,400–$225,300
Actively hiring Confirmed live today High trust Competitive pay
Optical Simulation LightTools FDTD RCWA Zemax Code V Python Matlab JMP Optical Design Metrology Thin-film Processes Nanofabrication Statistical Data Analysis Failure Mode Analysis Root-cause Diagnosis Waveguide Design Diffractive Optics Metasurfaces
3+ yrs exp

SerDes Design and Validation Engineer

Apple Inc

San Diego, CA 89 days ago $122,700–$214,300
Actively hiring Confirmed live today Low trust Below market
SerDes Analog DFT ATE PCIe USB MPHY CTLE DFE CDR LDO AMS IC Development Scripting Automation AI/ML

SerDes Design and Validation Engineer

Apple Inc

Cupertino, CA 89 days ago $129,300–$225,300
Actively hiring Confirmed live today Low trust Competitive pay
SerDes Analog DFT ATE PCIe USB MPHY CTLE DFE CDR LDO AMS IC Development Scripting Automation AI/ML

SerDes Design and Validation Engineer

Apple Inc

Beaverton, OR 89 days ago
Actively hiring Confirmed live today Low trust
SerDes Analog DFT ATE PCIe USB MPHY CTLE DFE CDR LMS LDO AMS IC Development Scripting Automation AI/ML

SerDes Design and Validation Engineer

Apple Inc

Austin, TX 89 days ago
Actively hiring Confirmed live today Low trust
SerDes Analog DFT ATE PCIe USB MPHY CTLE DFE CDR LDO AMS IC Development Scripting Automation AI/ML

AR/VR Design Validation Engineer

Apple Inc

San Francisco, CA 104 days ago $184,700–$324,800
Actively hiring Confirmed live today High trust Above market
Optical Simulation LightTools FDTD RCWA Zemax Code V Python Matlab JMP Optical Design Metrology Display Technologies Thin-film Processes Nanofabrication Statistical Data Analysis Root-cause Diagnosis Failure Mode Analysis High-volume Manufacturing
10+ yrs exp