DRAM Design Validation Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
—
Salary
$144,600–$218,000 / yr
Posted
15 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $195k
This role $181k
$135k most similar roles pay here $238k

This role pays less than 57% of similar roles. Most pay $166,773–$224,125 — the shaded band above. At the midpoint, this role pays about $181k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3513 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · DRAM Design Validation Engineer

As a DRAM Design Validation Engineer within the Silicon Technologies group, you will ensure the successful integration of DRAM memories with system-on-chip devices. You will work alongside design, verification, and integration engineers to define memory controller and PHY requirements that cover various DRAM based corner cases. Your daily responsibilities include collaborating with Architecture, MCU, DDRPHY, and DRAM vendors to manage main memory features, ensuring simulation meets specific requirements, and overseeing internal and external silicon and package level testing. You will also debug RMA material with apparent DRAM related defects. The role requires expertise in DRAM cell architectures, memory organization for low power, and LPDDR IO characterization across several generations. Technical skills include C/C++ programming, knowledge of packaging technologies like POP and TSV, and experience in failure analysis and signal integrity.

More like this

Similar roles

DRAM Design Validation Engineer

Apple Inc

Cupertino, CA 15 days ago $175,500–$311,700
DRAM SoC Memory Controller DDR-PHY LPDDR DDR4 DDR5 Simulation Failure Analysis C C++ Computer Architecture Power Integrity TSV POP
5+ yrs exp

Lead Hardware Design Validation Engineer

Nvidia

Santa Clara, CA 116 days ago $168,000–$258,750
Hardware Design Validation PCIe SerDes Ethernet USB I2C SPI UART JTAG SMBus Linux Firmware Signal Integrity BMC Scripting Root Cause Analysis Manufacturing Test NPI
8+ yrs exp

Silicon Validation/Emulation Design Engineer

Apple Inc

Sunnyvale, CA 37 days ago $184,700–$324,800
Cadence Palladium Synopsys ZeBu RTL SoC Architecture ARM AXI AHB APB Python Tcl Perl Shell Git Perforce CI/CD Waveform Analysis Memory Modeling
10+ yrs exp

Design Verification Engineer, Memory Subsystem

Qualcomm

Santa Clara, CA 15 days ago $159,600–$239,400
SystemVerilog UVM Verilog SystemVerilog Assertions ASIC SoC Formal Verification UPF AXI APB AHB DFI JEDEC DDR LPDDR HBM Constrained-Random Verification Coverage-Driven Verification Simulation Waveform Analysis
4+ yrs exp