SerDes Design and Validation Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Austin, TX
Posted: 65 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $194k

$137k most similar roles pay here $235k

This listing doesn't post a salary. Most similar roles pay $162,000–$225,850.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3553 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2740 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SerDes Design and Validation Engineer

Role Posting Log in to save

As a SerDes Design and Validation Engineer, you will join the hardware team to lead system validation of mixed-signal SerDes IP. You will contribute to the design, integration, and validation of high-performance analog and mixed-signal circuits for SerDes PHY applications. Your daily responsibilities include designing and optimizing critical building blocks like receivers, transmitters, bias generators, and high-speed clock distribution networks while developing analog DFT circuits for comprehensive validation. You will also develop test plans, analyze data to ensure robust IP design, and collaborate with production test teams to debug complex system bring-up issues. Required expertise includes high-speed serial links, mixed-signal circuit blocks like LDOs and amplifiers, and techniques such as CTLE, DFE, and CDR. Familiarity with PCIe, USB, DP, and MPHY protocols, along with scripting for automation, is essential for this role.

Skills

SerDes High-Speed Serial Links PCIe USB MPHY DFT ATE Scripting Automation CTLE DFE CDR LDO

What you'll do

Lead the system bring-up, validation, and debugging of mixed-signal SerDes IP.
Design and optimize high-performance analog circuits including receivers, transmitters, and clock distribution networks.
Develop analog DFT circuits and techniques to ensure comprehensive PHY validation and first-time silicon success.
Create test plans and analyze data to guarantee robust IP design and performance metrics.
Collaborate with production test teams to debug complex design and system bring-up issues.
Perform mixed-signal verification to understand SerDes operation and interaction with control logic.
Implement high-speed serial link features such as Tx/Rx equalization, CDR architectures, and various protocols like PCIe or USB.

What we're looking for

A bachelor's degree is required.
Experience in high-speed serial links and common protocols like PCIe, USB, DP, and MPHY (preferred).
Expertise in designing analog mixed-signal circuit blocks such as Bandgap, LDOs, amplifiers, and oscillators (preferred).
Understanding of analog mixed-signal concepts including mismatch mitigation, linearity, stability, and low-power techniques (preferred).
Experience with digitally assisted analog design concepts like background calibrations and LMS based adaptive loops (preferred).
Hands-on experience in lab/production testing, debug, data analysis, and AMS IC development from definition to production (preferred).
Skills in scripting and automation to enhance efficiency (preferred).
Knowledge of Tx/Rx equalization techniques, CDR architectures, firmware assisted IP, or AI/ML applications (preferred).