Browse tech roles

SystemVerilog UVM VCS GDB RISCV C Assertion-based Verification Functional Coverage Random Stimulus Firmware ASIC Verification Memory Subsystem High Speed IO Object Oriented Programming +9 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Logic Design Coverage Metrics Object-Oriented Programming Automation Scripting ASIC Design Verification +8 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Coverage Metrics Logic Design ASIC Verification DFT IST Object-Oriented Programming Automation +9 more Show less

UVM ASIC Verification SVA C++ C Python Perl TCL ARM SoC Ethernet AXI APB DMA Memory Controllers Makefiles Perforce +12 more Show less

SystemVerilog UVM assertion based verification C++ Python Formal Verification UPF DDR Cache SoC tape out post silicon debug PASIM Power Verification +9 more Show less

ASIC UVM SystemVerilog Verilog Python Perl VCS Verdi Xcelium Automation RTL Pre-silicon Verification Scripting Infrastructure Simulation Debug Metrics +12 more Show less

SystemVerilog C++ UVM VCS GDB Debussy Assertion-based Verification Random Stimulus Functional Coverage ASIC Verification Memory Subsystem High Speed IO Protocols Memory Coherence Object Oriented Programming +9 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

UVM System Verilog C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus post silicon verification GPU +8 more Show less

SystemVerilog UVM ASIC Verification RTL Computer Architecture Assertion-based Verification object oriented programming Coverage Closure test bench design Post-silicon Validation Semiformal Verification AI +7 more Show less

System Verilog UVM SVA Verilog VCS Questa Perl Tcl Make files Gate Level Simulation Formal Equivalence LLMs Agentic AI Frameworks Mixed Signal Design Functional Coverage Co-simulation +11 more Show less

UVM SystemVerilog C++ VCS GDB Debussy Assertion-based Verification Functional Coverage Random Stimulus Computer Architecture Object-Oriented Programming Post-silicon Verification +7 more Show less

System Verilog Verilog C++ Python Perl VCS Verdi Debussy GDB Emulation Prototyping RTL VLSI Digital Design Computer Architecture PCIe Memory Protocols +12 more Show less

SystemVerilog UVM assertion based verification C++ Python Formal Verification UPF DDR Cache SoC post silicon debug Power Verification PASIM Simulation +8 more Show less

SystemVerilog UVM VCS RISCV C GDB Assertion-based Verification Functional Coverage Random Stimulus Firmware ASIC Verification High Speed IO micro-architecture Object Oriented Programming +9 more Show less

SystemVerilog UVM Python Perl ASIC Design Logic Synthesis Design Verification Clocking Structures DFT Scripting Languages +5 more Show less

UVM System Verilog VCS Verdi Indago GDB C C++ Perl Assertion-based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +9 more Show less