Browse tech roles

Verilog SysVerilog C++ Python Perl TCL AgenticAI ClaudeCode Cursor CoPilot EDA ASIC Design for Testing Scan ATPG JTAG +11 more Show less

SystemVerilog UVM C++ Python Perl Formal Verification Coverage Metrics X-propagation DFT/IST Tegra GPU CI/CD +7 more Show less

Perl TCL Make Python RTL Logic Synthesis Equivalence Checking Clock Domain Crossing Checks MTBF Analysis Static Timing Analysis Timing Constraints Management EDA Tools DFT Timing Closure AI Utilization +9 more Show less

SystemVerilog UVM C++ Python PCIe CXL CHI VCS Debussy GDB +5 more Show less

SystemVerilog UVM VCS Debussy GDB RISCV C Python Object-Oriented_Programming Verification_Planning CI/CD +6 more Show less

SystemVerilog UVM Perl Python Assertion-Based Verification Semiformal Verification Test Planning Coverage Closure Debugging Object Oriented Programming CI/CD +6 more Show less

Python Perl Linux CI/CD Jenkins Kubernetes Docker gitlab REST APIs webservers VCS Verdi Terraform PostgreSQL Redis Prometheus Grafana RAG MCP LangGraph Transformer RL GenAI +19 more Show less

Verilog Python RTL Logic Synthesis CI/CD Sub-micron Silicon Issues Clocking Networks Clocks Controller Power Optimization Noise Analysis Cross-talk OCV Effects Scalable Designs Silicon Debug +9 more Show less

SystemVerilog UVM Perl C++ Assembly VCS Simvision Python AI_tools coverage_driven_verification functional_coverage code_coverage_analysis AMBA_protocols PCIe_interfaces digital_design computer_architecture ARM RISC_V MIPS CI/CD +15 more Show less

TCL Python Perl UPF CPF LEC MCMM_STA DFT SerDes PCIe CXL C2C Die-to-Die RTL-to-GDSII CTS EMIR ECO EDA_tool_suites automation_scripting +14 more Show less

Python SystemVerilog UVM VCS Verdi Jenkins Make CI/CD Perl Docker Kubernetes Terraform AWS GCP Git GitHub Mercurial SVN Prometheus Grafana AI Machine_Learning +17 more Show less

Verilog Python RTL Docker CI/CD VLSI Sub-micron silicon issues Noise Cross-talk OCV effects Clocking networks Power Optimization Physical Implementation DFx Timing Closure +10 more Show less

Static Timing Analysis Timing Constraints Generation ECOs Physical Design Optimization Synthesis Placement Routing Logic Restructuring STA Tools Deep Sub-Micron Process Nodes GPU STA CPU STA LPD STA SOC STA Logic Synthesis Equivalence Checking DFT Logic AMS Designs Methodology Development Flow Development Automation +16 more Show less

Incisive Low-Power Synopsys VCS NLP Verdi Verilog SystemVerilog UVM Python Perl C C++ UPF Makefile +7 more Show less

AI LangChain LlamaIndex System Verilog RTL ASIC flow Verilog Python TensorFlow PyTorch Kubernetes Docker CI/CD Prometheus Grafana AWS Google Cloud +12 more Show less

Verilog SystemVerilog C C++ Python Tcl Shell P4 AXI AMBA RTL ASIC SoC NoC Network-on-Chip +10 more Show less

SystemVerilog VLSI RTL HDL Physical Design Computer Architecture AI GPU Deep Learning CI/CD +4 more Show less

Python Jenkins Make Kubernetes Docker CI/CD Terraform AWS GCP Azure PostgreSQL MySQL Git GitHub Bitbucket NVIDIA_Infinity_Cluster AI_toolsets ML_DevOps EDA_tools Information_Security_methods +15 more Show less

Verilog SystemVerilog Python Perl C++ CAD VLSI ComputerArchitecture ChipFloorplan PowerClockDistribution Packaging P&R TimingClosure +8 more Show less

Verilog System-Verilog RTL ASIC Logic Design Computer Architecture Digital Systems Timing Analysis ECO Post Silicon Debug Arbiters Scheduling Synchronization Bus Protocols Interconnect Networks Switches Virtual Channels +12 more Show less