Senior ASIC Infrastructure Engineer

Nvidia

Hybrid Actively hiring Verified listing
Santa Clara, US Posted 10 days ago $152,000$241,500 / year

At a glance

AI generated

TL;DR

NVIDIA seeks a Senior Infrastructure Engineer to join its CPU SOC HW Infrastructure team, focusing on leveraging AI and ML to enhance chip design methodologies. This role involves defining and deploying AI applications for design verification stages, collaborating with hardware teams to integrate AI solutions, and developing innovative tools and interfaces. The ideal candidate will stay updated with the latest advancements in AI/ML technologies and advocate for their adoption within NVIDIA’s expansive product lines. Key skills include a BS/MS in Computer Science or related field, 5+ years of software development experience, proficiency in Python and Linux, and familiarity with RTL design tools and CI/CD workflows. The position offers an opportunity to work on cutting-edge projects impacting consumer graphics, self-driving cars, and AI technologies at scale.

Skills

Python Perl Linux CI/CD Jenkins Kubernetes Docker gitlab REST APIs webservers VCS Verdi Terraform PostgreSQL Redis Prometheus Grafana RAG MCP LangGraph Transformer RL GenAI

What you'll do

  • Define and deploy AI and ML applications to aid chip design, debug, and verification.
  • Collaborate with hardware teams to map infrastructure needs onto AI/LLM solutions.
  • Architect and develop novel tools and user interfaces for chip design processes.
  • Stay updated on advancements in AI/ML technologies and advocate for their integration.
  • Troubleshoot and resolve critical technical issues impacting team performance.

What we're looking for

  • 5+ years of relevant software engineering experience.
  • Strong background in Linux, Python/Perl programming, and version control systems like Git.
  • Experience with AI/ML technologies including RAGs, transformers, RL, and GenAI.
  • Proficiency in troubleshooting complex technical issues and debugging.
  • Solid understanding of RTL design/verification tools and computer architecture.

Market check

Salary context

This $152,000–$241,500 range sits above 76% of similar postings on FindRole.

Peer median band

$133,900$210,162

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$140,643$196,750

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior ASIC Verification Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 141 days ago $136,000$218,500
SystemVerilog UVM VCS Verdi PCIe CXL Python Go Docker CI/CD
Remote

Senior Custom ASIC Engineering Lead

Broadcom

Usa-Ca San Jose Innovation Drive, US 17 days ago $163,800$262,000
TCL Shell Scripting EDA tools Physical design STA DFT Verilog RTL coding Logic simulation Test Packaging Low power design Power management SERDES ASIC HPC Networking Storage AI

Senior ASIC Methodology Engineer - LPU Division

Nvidia

Remote (Us, Ca, Remote, US) 17 days ago $152,000$241,500
Python Perl Make Shell_scripting AI_frameworks RTL Functional_verification Formal_verification Physical_design CI/CD EDA_tools Kubernetes Docker Terraform AWS Grafana Prometheus
Remote

Senior Core Infrastructure Engineer

Highnote

US 84 days ago $170,000$230,000
GCP AWS Kubernetes Istio Python Java CI/CD Prometheus Grafana Spanner BigQuery Dataflow Pub/Sub

Senior ASIC Design Engineer - LPU

Nvidia

Remote (Us, Ca, Remote, US) 79 days ago $168,000$264,500
Verilog RTL ASIC VLSI Digital systems Computer Architecture Computer Arithmetic Low-power design Logic synthesis Timing analysis Arbiters Scheduling Synchronization Bus protocols Interconnect networks Dataflow architectures CPU subsystems
Remote