Senior Software Engineer, ASIC Design and Verification Tools

Nvidia

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Posted
15 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $192k
This role $177k
$124k most similar roles pay here $246k

This role pays less than 53% of similar roles. Most pay $162,373–$222,000 — the shaded band above. At the midpoint, this role pays about $177k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 563 open roles on FindRole.

Listed pay typically runs $168,000–$264,500 across 556 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Software Engineer, ASIC Design and Verification Tools

Join NVIDIA’s GPU Verification team as an experienced EDA tool developer with 3+ years of hands-on ASIC design and verification expertise. You’ll develop CAD software for high-performance chip design and verification, creating new methodologies to achieve unparalleled speed in these processes. Collaborate closely with engineers on project execution support and co-develop cutting-edge EDA tools tailored to NVIDIA’s unique needs. Proficiency in Verilog or SystemVerilog, alongside strong skills in C++, Python, Perl, TCL, and a solid grasp of computer algorithms are essential. Additionally, experience with Design for Testing methodologies including Scan/ATPG/JTAG, and familiarity with Agentic AI tools like ClaudeCode, Cursor, and CoPilot will set you apart. This role demands creativity and autonomy as you contribute to the future of interconnect architectures in High Performance Computing, Graphics, and AI.

What you'll do

  • Develop CAD software for high-performance chip design and verification functions.
  • Create new methodologies and tools to achieve SOL (speed of light) in design and verification.
  • Collaborate with engineers on project execution support for complex projects.
  • Co-develop EDA tools with vendors to meet Nvidia’s specific SOL requirements.
  • Utilize Agentic AI tools like ClaudeCode, Cursor, and CoPilot effectively.

What we're looking for

  • BS or Master’s degree in Electrical Engineering/Computer Science or equivalent experience
  • 3+ years of EDA tool development in ASIC design/verification
  • Proficiency with Verilog/SysVerilog and C++
  • Experience with Design for Testing including Scan, ATPG, JTAG
  • Utilization of Agentic AI tools like ClaudeCode, Cursor, CoPilot
  • Strong understanding of computer algorithms and programming languages (Python, Perl, TCL)
  • Excellent English communication skills

More like this

Similar roles

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 67 days ago $136,000$218,500
SystemVerilog C++ UVM VCS Debussy GDB Python CI/CD Git Linux ASIC GPU Computer Architecture Digital Design Processor Pipeline Verification

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 24 days ago $168,000$264,500
UVM C/C++ Python Perl TCL SVA AXI APB DMA Memory Controllers QSPI UART I2C ASIC verification SoC verification UVM testbenches Constrained random methodology Assertion-based design checks Code coverage Functional coverage Formal test plan documentation AI tools

Senior ASIC Verification Engineer

Nvidia

Remote (Santa Clara, CA) 16 days ago $136,000$218,500
SystemVerilog UVM C++ Python Perl Formal Verification Coverage Metrics X-propagation DFT/IST Tegra GPU CI/CD
Remote

Senior ASIC Verification Engineer

Nvidia

Austin, TX 17 days ago $136,000$218,500
SystemVerilog UVM Perl Python dc_shell VCS Debussy GDB CI/CD ASIC RTL Object-Oriented Programming
Hybrid

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 36 days ago $136,000$218,500
SystemVerilog UVM Object-Oriented Programming Constrained Random Sequences Scoreboard Functional Coverage Memory Consistency Models Arbitration Policies Interface Protocols On-Chip Interconnect Caches xbar/Interconnect Fabric AI Tools Verification Methodologies