Browse tech roles

ASIC Implementation Design-for-Test ATPG Tessent TestMax Tetramax Verilog Gate Level Simulation VCS SDF Scan Insertion JTAG Tcl Python Perl Static Timing Analysis Post-Silicon Validation +12 more Show less

DFT Silicon Bring-up ATPG MBIST Scan Failure Analysis test-content validation Automated Test Environments Silicon Characterization Yield Learning Engineering Workflows +6 more Show less

System Verilog UVM Python TCL Perl Verdi DVE JTAG MBIST DFT Scan Architecture Boundary Scan ATE post silicon validation +9 more Show less

IC Verification DFT ATPG Scan Logic BIST Logic Design Unix Linux Scripting Languages Cadence Advantest/V93K Logic Test & Diagnosis +7 more Show less

DFT ATPG JTAG MBIST Verilog VHDL STA SDF Design Verification Silicon Debug ATE Waveform Debugging Scripting +8 more Show less

DFT ATPG JTAG MBIST Verilog VHDL STA SDF Design Verification Silicon Debug ATE Waveform Debugging Simulators Scripting +9 more Show less

DFT ATPG JTAG MBIST Verilog VHDL STA SDF Design Verification Silicon Debug ATE Waveform Debugging Scripting +8 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design GPU SoC Automation Scripts +9 more Show less

DFT SoC Gate Level Simulation Python Perl TCL Random Verification Coverage Analysis Assertions Logic Design Test Benches Automation Scripts +7 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Logic Design Automation Scripts +6 more Show less

DFT ATPG JTAG MBIST Verilog VHDL STA SDF Design Verification Silicon Debug ATE Waveform Debugging Simulators Scripting +9 more Show less

DFT SoC Gate Level Simulation Python Perl TCL Random Verification Coverage Analysis Assertions Verification Plans Test Benches Automation Scripts Logic Design +8 more Show less

DFT ATPG JTAG MBIST Verilog VHDL STA SDF Design Verification Silicon Debug ATE Waveform Debugging Simulators Scripting +9 more Show less

DFT ATPG JTAG MBIST Verilog VHDL STA SDF Design Verification Silicon Debug ATE Waveform Debugging Simulators Scripting +9 more Show less

DFT Design Verification GPU SoC Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Logic Design Automation Scripts +9 more Show less

DFT Design Verification Gate Level Simulation Python Perl TCL Object-Oriented Programming Coverage Analysis Assertions Pre-silicon Verification Silicon Bring-up Logic Design Test Benches Random Verification +9 more Show less

DFT ATPG ATE VLSI Scan Test RTL Verification Post-Silicon 2.5D/3D ICs Multi-chiplet AI CAD +7 more Show less

DFT MBIST Scan Insertion ATPG ATE Pattern Development Yield Analysis Silicon Debugging RTL Lint Checking Scan Compression Mentor Tessent Synopsys DFT Perl STA Constraint Development Digital Logic Simulation +10 more Show less

DFT Verilog TCL Perl ATPG Scan Compression Memory BIST JTAG IJTAG Logic BIST static-timing-analysis Cadence Synopsys Siemens DFT AMBA CoreSight RTL Gate Level Simulation Silicon Debug +14 more Show less

DFT DFD SystemVerilog Verilog SystemC C++ UVM Tessent JTAG LBIST MBIST Scan ATPG ICL/PDL Static Timing Analysis Perl Ruby Makefile Shell ATE post‑silicon bring‑up RTL ASIC Verification +18 more Show less