Senior DFT Engineer

Nvidia

Hybrid Actively hiring
Santa Clara, US Posted 84 days ago $168,000–$264,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Join NVIDIA’s DFX team as a Senior DFT Engineer and contribute to the development of cutting-edge test methodologies for next-generation silicon platforms. You will collaborate with EDA vendors and internal CAD teams to enhance tool capabilities and drive scalable solutions, while co-architecting innovative DFT strategies alongside VLSI and Product Engineering teams. Your responsibilities include owning the ATPG lifecycle from verification through ATE bring-up across NVIDIA’s diverse product portfolio, as well as mentoring junior engineers to achieve world-class quality and efficiency. Ideal candidates have a MS/PhD or equivalent experience in Electrical Engineering, 6+ years of hands-on DFT expertise, deep knowledge of industry-standard tools and methodologies, and strong communication skills. Experience with 2.5D/3D ICs, multi-chiplet architectures, EDA tool flows, silicon testing, and AI-driven automation is a plus.

Skills

DFT ATPG EDA VLSI ATE Python AI CI/CD Kubernetes AWS Git Jenkins PostgreSQL Mentoring 2.5D_IC 3D_IC Multi-Chiplet_Architecture

What you'll do

  • Develop and deploy industry-leading test methodologies on NVIDIA’s next-generation silicon platforms.
  • Co-architect novel DFT strategies with VLSI and Product Engineering teams to innovate in silicon test.
  • Own the full ATPG lifecycle from verification to ATE bring-up across all product lines.
  • Collaborate with EDA vendors to shape tool capabilities that meet ambitious design goals.
  • Guide junior engineers through complex design trade-offs for world-class quality and efficiency.

What we're looking for

  • MS/PhD or equivalent experience in Electrical Engineering or related field
  • 6+ years of hands-on DFT experience on complex designs
  • Deep knowledge of DFT tools and methodologies for large-scale projects
  • Strong experience with industry-standard ATPG tools and silicon testing
  • Expertise in developing EDA tool flows and using programming languages for automation
  • Clear communication skills and passion for mentoring junior engineers

Market check

Salary context

This $168,000–$264,500 range sits above 92% of similar postings on FindRole.

Peer median band

$122,250–$215,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$142,400–$186,162

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior DFT Engineer

Nvidia

Us, Ca, Santa Clara, US 86 days ago $136,000–$218,500
Perl Python Tcl DFT BIST ATPG fault simulation vendor tools RTL STA place-n-route power management Silicon debug ATE pattern formats failure processing test program development

DFT Engineer - New College Grad

Nvidia

Us, Ca, Santa Clara, US 17 days ago $116,000–$189,750
Perl Python Tcl DFT BIST ATPG fault simulation RTL design STA place-n-route power analysis Silicon debug ATE pattern formats failure processing test program development

Senior Circuit Design Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 16 days ago $168,000–$264,500
Spice Perl Tcl Make RTL Logic Synthesis Verification Place and Route Design-for-test(DFT) Analog Circuit Design Mixed-Signal Analog Block Design Digital Circuit Design Security Attacks Detection Circuits EM/IR Analysis Static Timing Analysis Noise Analysis Loop Stability Analysis Monte-Carlo Analysis
Remote

CPU DFT Engineer

Qualcomm

Santa Clara, Ca,Us, US 21 days ago $142,200–$213,400
Verilog VHDL Mentor Tessent tools TCL Perl Python Shell scripting JTAG ATPG IEEE 1500 Standard MBIST LBIST SOC level verification Test compression software

Senior Electronics Design Engineer

Motorola Solutions

Los Angeles, Ca, US 60 days ago $120,000–$180,000
Altium Designer Python MATLAB C Xilinx FPGAs Vivado IDE USB 3.0 10Gb Ethernet I2C RS232 FCC CE Mark MIL-STD-461 DMM Oscilloscope Logic Analyzer Spectrum Analyzer

ASIC Engineering Technical Leader- DFT

Cisco

Remote (Usa-San Jose, US) 78 days ago $210,600–$305,100
Jtag Scan BIST ATPG TestMax Tetramax Tessent PrimeTime VCS Gate level simulation P1687 Verilog System Verilog Logic Equivalency checking DFT CAD development Test Static Timing Analysis Post-silicon validation
Remote