DFT Engineer

Amd

Confirmed live yesterday High trust

Hybrid

Quick summary

Work type: Hybrid
Location: Austin, TX
Salary: $139,680–$209,520 / yr
Posted: 28 days ago
Freshness: Confirmed live yesterday
Closes: Aug 14, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $176k

This role $175k

$127k most similar roles pay here $224k

This role pays more than 51% of similar roles. Most pay $139,517–$212,875 — the shaded band above. At the midpoint, this role pays about $175k versus about $176k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · DFT Engineer

Role Posting Log in to save

DFT Engineer As a DFT Engineer, you will join the team to define, design, and verify robust Design for Test and Design for Debug solutions for complex, high-performance SoCs. You will collaborate with architecture, RTL, firmware, and verification teams to integrate DFX features that enable efficient silicon validation, bring-up, and debug throughout the product lifecycle. Your daily responsibilities include designing DFX logic, creating test plan documentation, building directed and random verification tests, and debugging test failures to resolve design defects. You will utilize technologies including JTAG, LBIST, MBIST, Scan, ATPG, and the Tessent tools suite. Required skills include proficiency in Verilog, SystemVerilog, SystemC, C++, UVM concepts, and scripting languages like Perl, Ruby, or Shell. This role addresses critical technical challenges in advanced processor designs to ensure reliable silicon production and functionality.

Skills

DFT DFD JTAG LBIST MBIST Scan ATPG Tessent Verilog SystemVerilog SystemC C++ UVM post‑silicon bring‑up Static Timing Analysis Perl Ruby Makefile

What you'll do

Design and integrate DFX logic into complex high-performance SoCs.
Develop comprehensive test plan documentation covering hardware, firmware, and software driver use cases.
Estimate time requirements for developing new feature tests and updating the test environment.
Build directed and random verification tests for SoC features.
Debug test failures to identify root causes and resolve design defects with RTL and firmware teams.
Analyze functional and code coverage metrics to modify or add tests as needed.
Ensure DFX features support efficient silicon validation, bring-up, and debug throughout the product lifecycle.

What we're looking for

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
Experience with DFT and DFD architecture, design, and verification (preferred).
Experience with JTAG, LBIST, MBIST, Scan, and ATPG (preferred).
Familiarity with the Tessent tools suite, including Scan and ATPG (preferred).
Experience with test pattern generation, bring-up, and debug on ATE (preferred).
Experience with post-silicon bring-up (preferred).
Experience with IP-level and ASIC verification (preferred).
Experience debugging firmware and RTL code using simulation tools; experience with Verilog, SystemVerilog, SystemC, C++, UVM, and scripting languages like Perl or Ruby (preferred).

Similar roles

DFT Lead Engineer

Broadcom

San Jose, CA 31 days ago $143,800–$230,000

DFT ATPG Scan Compression MBIST Tessent SSN Mentor TestKompress TetraMax Fastscan Verilog TCL Python C++ Perl Ruby STA IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL ATE

10+ yrs exp

Save

CPU DFT Engineer

Qualcomm

Santa Clara, CA 43 days ago $142,200–$213,400

DFT ATPG Mentor Tessent Verilog VHDL TCL Python Shell Scripting Perl JTAG MBIST LBIST Scan Compression IEEE 1500 VLSI Test Pattern Translation

2+ yrs exp

Save

ASIC DFT Engineer

Broadcom

San Jose, CA 17 days ago

DFT ATPG Scan Insertion MBIST TAP LBIST Verilog Tessent SSN Mentor TestKompress TetraMax Fastscan IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL STA SerDes DDR PCIe

10+ yrs exp

Save

DFT Architect

Amd

San Jose, CA 11 days ago $232,000–$348,000

DFT Scan MBIST ATPG Scan Compression Verilog Tessent Streaming Scan Network STA FPGA Firmware Post-Silicon Debug Oscilloscope Synthesis High-speed IO PHY Digital Communication

Save

Principal DFT Engineer

SpaceX

Irvine, CA 43 days ago $210,000–$340,000

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog RTL Python Perl Tcl UPF Formal Verification Gate Level Simulation SDF ATE DRC

10+ yrs exp

Save

Senior Staff Design Verification Engineer

Amd

San Jose, CA 7 days ago $200,000–$300,000

DFT Verilog SystemVerilog ATPG Scan MBIST LBIST Boundary Scan UVM OVM RTL Design Static Timing Analysis Python Tcl Perl Shell Synopsys DFT Compiler TestMAX PrimeTime VCS Cadence tool s FPGA

Hybrid

Save