Browse tech roles

DFT ATPG ATE Scan Test VLSI RTL 2.5D/3D ICs Multi-chiplet Architecture Silicon Testing AI CAD Automated Solutions +7 more Show less

DFT BIST Scan Compression ATPG Fault Simulation RTL STA VLSI Python Perl Tcl Silicon Debug ATE ISO26262 ASIC Design +10 more Show less

DFT SQL ETL Data Modeling Python C++ Perl Tcl AWS Azure GCP Machine Learning Gen AI Data Visualization distributed database s EDA Data Pipelines +12 more Show less

DFT SoC Architecture RTL Design Verification Scan Memory BIST ATE STA Pattern Generation Silicon Debug Bring-up DFX I1149.1 I1500 I1687 1838 +11 more Show less

DFT VLSI Power Analysis Thermal Analysis IR Drop STA RTL Silicon Debug ATE SLT EDA Statistical Tools +7 more Show less

DFT BIST Scan Compression ATPG Fault Simulation RTL STA Silicon Debug ATE Python Perl Tcl Verification Validation Post-silicon Validation +10 more Show less

DFT BIST Scan Compression ATPG Fault Simulation RTL STA Silicon Debug ATE Python Perl Tcl Verification Validation Post-silicon Validation +10 more Show less

DFT ATPG Scan Test Gate-level Netlist Static Timing Analysis Clock-domain Crossing Power Analysis IEEE 1149.1 IEEE 1500 Cache Architecture Physical Design System-on-Chip +7 more Show less

DFT MBIST JTAG ASIC RFIC Mixed signal CMOS AI/ML ATE Automotive Standards +5 more Show less

DFT MBIST JTAG ASIC RFIC Mixed signal CMOS AI/ML ATE +4 more Show less

DFT VLSI Power Analysis Thermal Analysis IR Drop RTL STA Silicon Debug ATE SLT +5 more Show less

DFT ATPG Scan Insertion MBIST TAP LBIST Verilog Tessent SSN Mentor TestKompress TetraMax Fastscan IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL STA SerDes DDR PCIe +16 more Show less

DFT IEEE1149.1 IEEE1500 SSN Scan Compression IOBIST Memory BIST ATE Python DDR HBM Failure Analysis LVP Photon Emission ebeam probing Advantest 93k +10 more Show less

DFT DFD JTAG LBIST MBIST Scan ATPG Tessent Verilog SystemVerilog SystemC C++ UVM post‑silicon bring‑up Static Timing Analysis Perl Ruby Makefile +13 more Show less

DFT ATPG Scan Compression MBIST Tessent SSN Mentor TestKompress TetraMax Fastscan Verilog TCL Python C++ Perl Ruby STA IEEE1149.1 IEEE1149.6 IEE1687 IJTAG ICL PDL ATE +17 more Show less

ASIC DFT Scan Insertion ATPG Verilog SystemVerilog Python Bash Perl UPF Gate Level Simulation SDF RTL Physical Design Formal Verification DRC Synthesis Silicon Engineering +13 more Show less

ASIC DFT Scan Insertion ATPG Verilog SystemVerilog Python Bash Perl UPF Gate Level Simulation SDF DRC Formal Verification RTL Physical Design +11 more Show less

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog Python Perl Tcl RTL UPF Gate Level Simulation SDF Formal Verification ATE +12 more Show less

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog RTL Python Perl Tcl UPF Formal Verification Gate Level Simulation SDF ATE DRC +13 more Show less

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog RTL Python Perl Tcl UPF Formal Verification Gate Level Simulation SDF ATE +12 more Show less