Browse tech roles

UVM C++ SystemVerilog ASIC verification UCIe HBM controller Memory DFT DDR Custom HBM CI/CD +5 more Show less

Jira Confluence MS Project Synopsys Cadence Palladium Veloce ZeBu 2.5D/3D IC TSV Automotive functional safety EDA tools RTL Simulation STA PnR DFT High-speed design Advanced process nodes +14 more Show less

Physical Security CCTV Access Control Systems Intrusion Detection SLAs KPIs Budget Management Incident Reporting Security Technologies Risk Mitigation Compliance Crisis Management Guard Force Management Security Assessments Collaboration Stakeholder Engagement Policy Implementation Security Clearances ASIS International Certifications +14 more Show less

CCTV AccessControlSystems IntrusionDetection SLAs KPIs SecurityTechnology PhysicalSecurityAssessments BudgetManagement IncidentReportingSystems SecurityClearances CPP PSP ASISInternationalCertifications GovernmentContractsSecurityRequirements +9 more Show less

RTL2GDSII EDA tools CMOS digital design principles Standard cells DFT Scan MBIST LBIST Physical design flows +4 more Show less

EDA RTL2GDSII ASIC SOC CMOS DFT Scan MBIST LBIST Standard Cells Physical Design Flows +6 more Show less

RTL2GDSII EDA tools CMOS digital design principles Standard cells DFT Scan MBIST LBIST Physical design flows +4 more Show less

Calibre ICV Pegasus Python TCL Makefile DRC LVS ESD PERC CI/CD +6 more Show less

Calibre ICV Pegasus Python TCL Makefile DRC LVS ESD PERC CI/CD +6 more Show less

Calibre ICV Pegasus Python TCL Makefile DRC LVS ESD PERC CI/CD +6 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 Teradyne Advantest Streaming_Scan_Network ATPG SDF_annotated_gate_level_simulations In-System_Test(IST) boundary_scan(IEEE_1149.1) +9 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 In-System_Test_(IST) boundary_scan_IEEE_1149_1 Automated_Test_Equipment_(ATE) Teradyne Advantest Streaming_Scan_Network cell-aware_fault_models_ATPG +9 more Show less

Siemens_Tessent Perl Python Tcl C++ IEEE_1500 IEEE_1687 Teradyne Advantest Streaming_Scan_Network ATPG SDF_annotated_gate_level_simulations In-System_Test boundary_scan functional_testing board_level_diagnostics +11 more Show less

Python ASIC Verification Design CI/CD

Python ASIC Verification CI/CD

Python ASIC Verification CI/CD

Python CI/CD

Python CI/CD

Python CI/CD

Python CI/CD