Browse tech roles

UVM SystemVerilog C++ Python Perl SoC IP verification FPGA emulation platforms AI accelerators Mentoring Debugging RTL Microarchitecture Computer architecture +10 more Show less

Python SystemVerilog UVM VCS Verdi Jenkins Make CI/CD Perl Docker Kubernetes Terraform AWS GCP Git GitHub Mercurial SVN Prometheus Grafana AI Machine_Learning +17 more Show less

Verilog SysVerilog C++ Python Perl TCL AgenticAI ClaudeCode Cursor CoPilot EDA ASIC Design for Testing Scan ATPG JTAG +11 more Show less

Verilog SystemVerilog UVM SVA VCS Perl Tcl Makefiles Python LLMs Agentic AI frameworks VCS-XA Gate Level Simulation Formal Equivalence +9 more Show less

Python C++ UVM Verilog SystemVerilog VCS DVManager Perl Ruby Git SVN CI/CD Linux Windows +9 more Show less

SystemVerilog UVM VMM Perl Python C C++ PCIe USB SATA Simulation Debugging CoverageDrivenVerification AssertionBasedVerification +9 more Show less

SystemVerilog UVM VCS Verdi Perl Python C++ UPF DFT Machine_Learning ASIC_design_flow +6 more Show less