Senior Digital / Mixed-Signal IC Design or Verification Engineer

Broadcom

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Mendota Heights, MNBroomfield, CO
Salary
$109,700–$175,500 / yr
Employment
Full-time
Posted
49 days ago
Freshness
Confirmed live today
Closes
Mar 7, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $143k
$96k $239k
below market most similar roles pay here above market

This role pays less than 91% of similar roles. Most pay $168,425–$216,250 — the blue band above. At the midpoint, this role pays about $143k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 280 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Senior Digital / Mixed-Signal IC Design or Verification Engineer

The Senior Digital / Mixed-Signal IC Design or Verification Engineer joins the Mixed-Signal ASIC division to support Data Center Enterprise Storage. This role serves as a methodology leader and technical bridge, translating complex specifications into execution across global engineering teams. Responsibilities include developing advanced semiconductor devices, defining system requirements, and performing logic synthesis, formal verification, and static timing analysis. For verification, the role involves architecting UVM-based testbenches, driving functional coverage, and integrating AI-assisted workflows. Key technical skills include Verilog/VHDL coding, SystemVerilog Assertions, and proficiency in Python, Perl, or TCL scripting. The position addresses the need for low-power, high-performance analog and mixed-signal products, specifically focusing on preamplifier products and transistor-level high-speed digital IC design for custom cells and blocks.

What you'll do

  • Translate complex specifications into execution plans for global cross-functional engineering teams.
  • Provide technical support through testing, yield analysis, characterization, reliability analysis, and manufacturing release.
  • Define system requirements, digital control functions, and block partitions for next-generation preamplifier products.
  • Perform digital logic design, Verilog coding, logic synthesis, formal verification, and static timing analysis.
  • Architect and maintain advanced UVM-based testbenches for functional verification of complex mixed-signal ASICs.
  • Drive functional and code coverage to closure for major tape-out projects at both block and system levels.
  • Integrate modern automation and AI-assisted workflows to accelerate testbench generation and debug efficiency.
  • Perform transistor-level high-speed digital IC design for custom cells and blocks.

What we're looking for

  • Bachelor's degree in Engineering and 8+ years of related experience.
  • Master's degree in Engineering and 6+ years of related experience.
  • Excellent spoken and written communication skills to coordinate technical problem-solving across global teams.
  • Proven ability to apply advanced math and physics to solve complex engineering problems.
  • Strong hands-on experience with ASIC EDA tools for synthesis, simulation, STA, formal verification, and place and route.
  • Deep familiarity with Verilog/VHDL RTL coding and logic design.
  • Deep expertise in coverage-driven verification processes and frameworks (UVM/OVM).
  • Proficiency in scripting (Python, Perl, TCL, etc.) to automate verification workflows and manage regressions.

More like this

Similar roles

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA 92 days ago
System Verilog UVM Verilog SVA VCS Questa Perl Tcl Make Formal Equivalence Gate Level Simulation LLMs Agentic AI Functional Coverage Mixed Signal Design Co-simulation ASIC Design Verification
5+ yrs exp Hybrid

Senior ASIC Design Verification Engineer

Cisco

San Jose, CA 6 days ago $167,700–$245,200
ASIC Design Verification System Verilog UVM Python Perl Gate Level Simulation Emulation Formal Verification PCIe CXL Ethernet RDMA DDR TCP P4 Veloce Palladium Zebu HAPS OOP
7+ yrs exp

Senior Mixed Signal Circuit Design Engineer

Nvidia

Santa Clara, CA 15 days ago $168,000–$264,500
Mixed Signal Design CMOS Cadence Verilog Matlab PLL Transceivers CDR Data Converters High-Speed IO Timing Analysis Signal Integrity Power Integrity Silicon Characterization Lab Instrumentation Nanotime
4+ yrs exp

Analog and Mixed-Signal IC Design Engineer

Broadcom

Fort Collins, CO 22 days ago $109,700–$175,500
Analog Design CMOS Cadence Virtuoso Cadence Analog Artist Layout Design ATE Bench Testing Post-Silicon Evaluation Buck Converters ADCs DACs OpAmps BCD Technologies Extraction
8+ yrs exp

Senior Digital VLSI Design Engineer

Broadcom

Fort Collins, CO +1 105 days ago
VLSI Design Synthesis DFT CDC RDC SpyGlass CDC SpyGlass Lint JasperGold Meridian SerDes LPDDR5 DDR4 DDR5 HBM RTL Sign-off Verification
8+ yrs exp

Mixed-Signal IC Design Engineer

Apple Inc

Cupertino, CA 40 days ago $129,300–$225,300
Mixed-Signal IC Design SoC Architecture ADC DAC Verilog Python MATLAB C AI ML CMOS Signal Processing Silicon Validation Production Test Device Physics