Senior FPGA Design and Verification Engineer

ASML

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Wilton, CT
Posted
4 days ago
Freshness
Confirmed live today
Nearby
78 roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $192k
$135k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $168,400–$216,250.

Based on 240 similar postings.

Employer

About ASML

ASML is a leading supplier of lithography equipment, used by the world’s top chipmakers to print microchips that are increasingly powerful, fast and energy efficient.

ASML currently has 53 open roles on FindRole.

Listed pay typically runs $126,800–$176,625 across 31 roles with salary data.

Most-posted roles

View all roles at ASML

At a glance

TL;DR · Senior FPGA Design and Verification Engineer

Role Posting Log in to save

As a Senior FPGA Design and Verification Engineer, you will join a multi-disciplined team to specify, design, develop, integrate, and test modules for complex FPGA architectures. You will be responsible for RTL design, physical implementation, and the development of product-specific test tooling including simulation and emulation. Your daily work involves defining system requirements with traceability, managing technical trade-offs, and ensuring performance and cost compliance across the entire product lifecycle. The role requires expertise in VHDL, SystemVerilog, UVM, and OSVVM, alongside experience with tools like Quartus, ModelSim, and Mentor CDC. You will also work with Avalon and AXI architectures while implementing embedded processors and IP blocks. This position solves critical technical challenges in control, communication systems, and digital signal processing platforms by bridging the gap between electrical systems and system software.

Skills

FPGA VHDL System Verilog UVM OSVVM Quartus Modelsim Questa Sim Mentor CDC Python MATLAB Simulink LabVIEW AXI Avalon NIOS DSP RTL JIRA GIT

What you'll do

  • Design and implement RTL for complex FPGA modules using VHDL or SystemVerilog.
  • Develop and execute comprehensive verification strategies including simulation, emulation, and hardware test tools.
  • Define architecture, module interfaces, and system design approaches for FPGA components.
  • Manage technical requirements with traceability to ensure designs meet performance, cost, and power constraints.
  • Conduct feasibility studies and research to provide technical recommendations and trade-off analyses.
  • Create detailed technical documentation including specifications, design decisions, test procedures, and reports.
  • Bridge the gap between electrical systems and system software through integration and coordination.
  • Manage project lifecycles by estimating effort, tracking risks, and ensuring timely delivery of work packages.

What we're looking for

  • Bachelor degree in Electrical Engineering required.
  • MS or PhD preferred.
  • Minimum of 4 years of relevant work experience required.
  • Ability to manage requirements with traceability and translate them into technical specifications.
  • Ability to develop engineering concepts, make technical tradeoffs, and resolve issues for hardware designs.
  • Proficiency in FPGA design languages such as VHDL and UVM or OSVVM (Altera High Level Synthesis preferred).
  • Experience with FPGA development software including ModelSim, Quartus, and Mentor CDC (preferred).
  • Candidates must be legally authorized to access controlled technology under U.S. Export Administration Regulations.

Related searches

More Senior FPGA Design and Verification Engineer jobs Senior FPGA Design and Verification Engineer jobs in Wilton All jobs at ASML

More like this

Similar roles

Senior FPGA Verification Engineer

Anduril Industries

Goleta, CA 10 days ago $191,000–$253,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Git Subversion Python C++ C Perl Shell QuestaSim Synplify Quartus Vivado Linux
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Waltham, MA 10 days ago $191,000–$253,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C++ C Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Linux Unix
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Boulder, CO 10 days ago $165,000–$218,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C++ C Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Linux Unix
8+ yrs exp
Save

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 5 days ago
FPGA VHDL ASIC CPLD UVM DO-254 DOORS Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics
8+ yrs exp
Save

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 5 days ago
FPGA VHDL ASIC CPLD UVM Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond DO-254 DOORS PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics
8+ yrs exp
Save