Senior Design Verification Engineer, GPU Memory Subsystem

Nvidia

Confirmed live today Trusted

Quick summary

Work type: On-site
Location: Durham, NC
Salary: $136,000–$218,500 / yr
Employment: Full-time
Posted: 20 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $194k

This role $177k

$124k $247k

below market most similar roles pay here above market

This role pays less than 60% of similar roles. Most pay $168,500–$219,125 — the blue band above. At the midpoint, this role pays about $177k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Design Verification Engineer, GPU Memory Subsystem

Role Posting Log in to save

The Senior Design Verification Engineer - GPU Memory Subsystem will join the GPU memory subsystem team to address complex pre-silicon verification challenges. In this role, you will collaborate with RTL, DV, FV, and Arch teams to develop and implement comprehensive design verification strategies for the GPU ASIC memory subsystem IP. Your daily responsibilities include performing functional and performance verification, developing test plans, creating testbench components, and managing regression triage, debug, and coverage closure. You will work with caches, coherency, pipelines, and arbitration. Required technical skills include Verilog, SystemVerilog, and computer architecture fundamentals. You should also possess experience with UVM components, Python, or C++ programming. This position focuses on the micro-architectural design and implementation of critical memory subsystem components within the GPU architecture.

What does a Design Verification Engineer earn?

Median $189224 from 84 postings across 10 companies.

See salary data

Skills

System Verilog Verilog UVM Python C++ ASIC Verification RTL Computer Architecture Testbench Development Regression Triage Coverage Closure Debug Caches Coherency Pipelines Arbitration Interconnect Networks Algorithms Data Structures

What you'll do

Develop and implement design verification strategies for GPU ASIC memory subsystem IP.
Perform functional and performance verification using advanced tools and methodologies.
Develop test plans, testbench components, and regression triage for pre-silicon ASIC verification.
Achieve coverage closure and perform deep debugging of complex hardware designs.
Analyze micro-architectural designs for caches, coherency, pipelines, and arbitration.
Develop UVM components for multiple levels of verification.
Write scripts and programs in Python or C++ to support design and verification development.

What we're looking for

BS Degree in CompE, EE, CS, or equivalent experience.
5+ years of experience covering the full scope of pre-silicon ASIC verification.
Experience developing verification strategies, test plans, testbench components, regression triage, debug, and coverage closure.
Working knowledge of computer architecture fundamentals and their constructs in Verilog/System Verilog.
Experience with caches, coherency, complex pipelines, arbiters, or interconnect networks (preferred).
Testbench development experience, especially with UVM components used in multiple levels of verification (preferred).
Strong programming/scripting experience in Python or C++ (preferred).
Experience with infrastructure development or using AI to support design and verification development (preferred).

Similar roles

Senior Memory Controller Verification Engineer

Nvidia

Santa Clara, CA +4 96 days ago $168,000–$264,500

System Verilog UVM ASIC Verification C++ C Python Perl Shell VCS Debussy GDB FPGA Post-Silicon Verification RTL Memory Controllers DDR LPDDR HBM GDDR

6+ yrs exp Hybrid

Save

Senior ASIC Verification Engineer, GPU

Nvidia

Santa Clara, CA 88 days ago

System Verilog UVM C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus GPU post silicon verification

10+ yrs exp

Save

Senior ASIC Verification Engineer, GPU

Nvidia

Santa Clara, CA 34 days ago $136,000–$218,500

SystemVerilog UVM ASIC Verification Computer Architecture RTL Assertion-Based Verification Object Oriented Programming Post-Silicon Validation Coverage Closure test bench design AI SFV

5+ yrs exp Hybrid

Save

Senior Staff Engineer, GPU Design Verification (Subsystems)

Samsung Electronics

San Jose, CA +1 15 days ago $180,200–$297,200

SystemVerilog UVM C++ Python Perl GPU Design Verification Constrained-Random Testing Coverage-Driven Verification RTL Computer Architecture Hardware Modeling Emulation Performance Profiling Formal Verification

10+ yrs exp

Save

Design Verification Engineer, Memory Subsystem

Qualcomm

Santa Clara, CA 40 days ago $159,600–$239,400

SystemVerilog UVM Verilog SystemVerilog Assertions ASIC SoC Formal Verification Constrained-Random Verification Coverage-Driven Verification LPDDR DDR HBM JEDEC UPF AXI APB AHB DFI RTL Simulation

4+ yrs exp

Save

Senior ASIC Verification Engineer, GPU

Nvidia

Santa Clara, CA 12 days ago $136,000–$218,500

System Verilog UVM VCS Verdi Indago GDB C/C++ Perl Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification

5+ yrs exp Hybrid

Save