Senior Design Verification Engineer

Qualcomm

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$121,800–$182,600 / yr
Posted
40 days ago
Freshness
Confirmed live today
Closes
Mar 16, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $197k
This role $152k
$109k $243k
below market most similar roles pay here above market

This role pays less than 89% of similar roles. Most pay $177,200–$216,250 — the blue band above. At the midpoint, this role pays about $152k versus about $197k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Senior Design Verification Engineer

Role Posting Log in to save

ASICS Design Verification Engineer-Senior joins the ASICS Engineering team to manage the complete verification lifecycle from system-level concept to tape out and post-silicon support. The role involves comprehensive pre-silicon test planning for digital power IPs, including testbench development, coverage development, and assertion model development. The engineer will also perform formal verification through property checking and deploy power-aware UPF verification flows while developing automation to improve verification efficiency. Key technical requirements include proficiency in SystemVerilog-UVM, Verilog, VHDL, and C or C++. Candidates should possess skills in scripting with Perl or Python and knowledge of computer architecture fundamentals. The work focuses on solving complex verification challenges for digital power IPs, ensuring robust functionality through advanced verification methodologies and automated testing tools within the ASIC design space.

What does a Design Verification Engineer earn in California?

Median $199500 from 57 postings across 7 companies.

See salary data

Skills

SystemVerilog UVM Verilog VHDL Python C++ C Perl Formal Verification UPF AMBA AXI AHB APB ASIC Design RTL Object-oriented programming Automation

What you'll do

  • Perform comprehensive pre-silicon test planning for digital power IPs.
  • Develop testbenches using SystemVerilog-UVM methodologies.
  • Create coverage models and assertion models for verification.
  • Execute formal verification through property checking.
  • Deploy and manage power-aware UPF verification flows and methodologies.
  • Develop automation tools to improve verification efficiency.
  • Provide post-silicon support for digital power IPs.

What we're looking for

  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, or integration experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, or integration experience.
  • PhD in Science, Engineering, or a related field.
  • Master’s degree in Computer Science, Electrical Engineering, Computer Engineering, or a closely related field (preferred).
  • 6+ years of experience with ASIC design and verification tools, techniques, and methodology (preferred).
  • 6+ years of experience with digital design concepts and RTL languages such as SystemVerilog, Verilog, or VHDL (preferred).
  • 6+ years of experience with computer architecture, OOP concepts, and C or C++ programming (preferred).
  • 6+ years of experience with SystemVerilog testbench development, UVM/OVM methodologies, and scripting in Perl or Python (preferred).

Related searches

More ASICS Design Verification Engineer jobs ASICS Design Verification Engineer jobs in San Diego All jobs at Qualcomm

More like this

Similar roles

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA +4 22 days ago $136,000–$218,500
System Verilog UVM C++ Python Perl ASIC Verification Formal Verification Constraint Random Verification Logic Design Coverage Metrics DFT IST Object-Oriented Programming X prop
5+ yrs exp Hybrid
Save

Senior ASIC Design Verification Engineer

Nvidia

Santa Clara, CA 92 days ago
System Verilog UVM Verilog SVA VCS Questa Perl Tcl Make Formal Equivalence Gate Level Simulation LLMs Agentic AI Functional Coverage Mixed Signal Design Co-simulation ASIC Design Verification
5+ yrs exp Hybrid
Save

Senior ASIC Design Verification Engineer

Cisco

San Jose, CA 6 days ago $167,700–$245,200
ASIC Design Verification System Verilog UVM Python Perl Gate Level Simulation Emulation Formal Verification PCIe CXL Ethernet RDMA DDR TCP P4 Veloce Palladium Zebu HAPS OOP
7+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Irvine, CA 105 days ago $165,000–$260,000
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage Test Plans Scripting
5+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Redmond, WA 105 days ago $165,000–$260,000
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage Test Plans Scripting
5+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Austin, TX 105 days ago
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models Scripting Digital Design
5+ yrs exp
Save