Browse tech roles

SystemVerilog UVM VCS GDB RISCV C Assertion-based Verification Functional Coverage Random Stimulus Firmware ASIC Verification Memory Subsystem High Speed IO Object Oriented Programming +9 more Show less

SystemVerilog UVM C C++ Python Perl ASIC Verification Constrained Random Testing Assertion-based Verification VCS IES GDB Debussy Memory Management Computer Architecture Functional Coverage Scoreboards +12 more Show less

SystemVerilog UVM RTL Python Perl VCS dc_shell GDB Debussy ASIC Design Pre-silicon Verification Object-Oriented Programming Scripting Design Automation Functional Coverage +10 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Coverage Metrics Logic Design ASIC Verification DFT IST Object-Oriented Programming Automation +9 more Show less

System Verilog UVM RTL Verilog Python VCS Verdi Computer Architecture Functional Coverage Scripting ASIC Verification Simulation Tools +7 more Show less

SystemVerilog UVM Verilog VHDL Python C++ Perl Formal Verification UPF AMBA AXI AHB APB RTL Object-Oriented Programming Scripting Automation +12 more Show less

UVM ASIC Verification SVA C++ C Python Perl TCL ARM SoC Ethernet AXI APB DMA Memory Controllers Makefiles Perforce +12 more Show less

SystemVerilog UVM Ethernet NVLink CXL Python Perl Assertion-based Verification Functional Coverage ASIC Design High Speed I/O Verification Infrastructure Scripting post silicon verification +9 more Show less

ASIC UVM SystemVerilog Verilog Python Perl VCS Verdi Xcelium Automation RTL Pre-silicon Verification Scripting Infrastructure Simulation Debug Metrics +12 more Show less

SystemVerilog C++ UVM VCS GDB Debussy Assertion-based Verification Random Stimulus Functional Coverage ASIC Verification SoC Memory Subsystem High Speed IO Protocols Memory Coherence Object Oriented Programming +10 more Show less

UVM System Verilog C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus post silicon verification GPU +8 more Show less

SystemVerilog UVM ASIC Verification RTL Computer Architecture Assertion-based Verification object oriented programming Coverage Closure test bench design Post-silicon Validation Semiformal Verification AI +7 more Show less

System Verilog UVM SVA Verilog VCS Questa Perl Tcl Make files Gate Level Simulation Formal Equivalence LLMs Agentic AI Frameworks Mixed Signal Design Functional Coverage Co-simulation +11 more Show less

UVM SystemVerilog C++ VCS GDB Debussy Assertion-based Verification Functional Coverage Random Stimulus Computer Architecture Object-Oriented Programming Post-silicon Verification +7 more Show less

UVM System Verilog VCS Verdi Indago GDB C C++ Perl Assertion-based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +9 more Show less