Browse tech roles

SystemVerilog UVM ASIC Verification Python Perl RTL VCS dc_shell GDB Debussy Object-Oriented Programming Design Automation Pre-silicon Verification Coverage-based Verification +9 more Show less

System Verilog UVM Python Verilog RTL VCS Verdi OOPS ASIC Verification Computer Architecture Functional Coverage Scripting +7 more Show less

ASIC Design Verification System Verilog UVM Python Perl Gate Level Simulation Emulation Formal Verification PCIe CXL Ethernet RDMA DDR TCP P4 Veloce Palladium Zebu HAPS OOP +15 more Show less

System Verilog UVM VCS Verdi Indago GDB C/C++ Perl Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +8 more Show less

System Verilog UVM C++ Python Perl ASIC Verification Formal Verification Constraint Random Verification Logic Design Coverage Metrics DFT IST Object-Oriented Programming X prop +9 more Show less

SystemVerilog UVM C++ VCS Digital Design Computer Architecture Assertion-Based Verification Functional Coverage Random Stimulus GDB Debussy Object-Oriented Programming Processor Pipeline Verification ASIC Verification +9 more Show less

SystemVerilog UVM ASIC Verification Computer Architecture RTL Assertion-Based Verification Object Oriented Programming Post-Silicon Validation Coverage Closure test bench design AI SFV +7 more Show less

SystemVerilog UVM ASIC Verification Python C/C++ Perl VCS Verdi DFT UPF Machine Learning SoC Functional Coverage Assertion-based Verification GDS +10 more Show less

SystemVerilog UVM Verilog VHDL Python C++ C Perl Formal Verification UPF AMBA AXI AHB APB ASIC Design RTL Object-oriented programming Automation +13 more Show less

SystemVerilog UVM ASIC Verification VCS GDB RISCV C Firmware Object Oriented Programming Functional Coverage Assertion-Based Verification Memory Coherence High Speed IO Protocols Microcontrollers +9 more Show less

SystemVerilog UVM C C++ ASIC Verification Assertion-Based Verification Python Perl VCS IES GDB Debussy Functional Coverage Object Oriented Programming Memory Management Unit Computer Architecture Semiformal Verification (SFV +12 more Show less

UVM ASIC Verification C/C++ Python SVA AXI APB DMA Ethernet QSPI UART I2C Perl TCL Makefiles Perforce Code Coverage Functional Coverage +13 more Show less

SystemVerilog UVM ASIC Design Ethernet NVLink USB SATA CXL Python Perl Assertion-Based Verification Functional Coverage coverage driven verification High Speed I/O +9 more Show less

ASIC SystemVerilog Verilog UVM Python Perl VCS Verdi Xcelium RTL Pre-silicon Verification infrastructure, automation Simulation Debug Root-cause Analysis +10 more Show less

SystemVerilog C++ UVM ASIC Verification VCS GDB Debussy Assertion-Based Verification Functional Coverage Random Stimulus Object Oriented Programming SoC GPU Memory Coherence High Speed IO Protocols +10 more Show less

System Verilog UVM C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus GPU post silicon verification +8 more Show less

System Verilog UVM Verilog SVA VCS Questa Perl Tcl Make Formal Equivalence Gate Level Simulation LLMs Agentic AI Functional Coverage Mixed Signal Design Co-simulation ASIC Design Verification +12 more Show less

SystemVerilog UVM C++ VCS Assertion-Based Verification Random Stimulus Functional Coverage GDB Debussy Computer Architecture Object-Oriented Programming Processor Pipeline Verification +7 more Show less