Browse tech roles

Python SystemVerilog UVM VCS Verdi Jenkins Make CI/CD Perl Docker Kubernetes Terraform AWS GCP Git GitHub Mercurial SVN Prometheus Grafana AI Machine_Learning +17 more Show less

Verilog SysVerilog C++ Python Perl TCL AgenticAI ClaudeCode Cursor CoPilot EDA ASIC Design for Testing Scan ATPG JTAG +11 more Show less

SystemVerilog UVM C++ Python Perl Formal Verification Coverage Metrics X-propagation DFT/IST Tegra GPU CI/CD +7 more Show less

SystemVerilog UVM Perl Python dc_shell VCS Debussy GDB CI/CD ASIC RTL Object-Oriented Programming +7 more Show less

SystemVerilog UVM Python Verilog VCS Verdi OOPS CI/CD Unix/Linux +4 more Show less

Verilog SystemVerilog UVM SVA VCS Perl Tcl Makefiles Python LLMs Agentic AI frameworks VCS-XA Gate Level Simulation Formal Equivalence +9 more Show less

SystemVerilog UVM C++ Python PCIe CXL CHI VCS Debussy GDB +5 more Show less

UVM C/C++ Python Perl TCL SVA AXI APB DMA Memory Controllers QSPI UART I2C ASIC verification SoC verification UVM testbenches Constrained random methodology Assertion-based design checks Code coverage Functional coverage Formal test plan documentation AI tools +17 more Show less

SystemVerilog UVM Object-Oriented Programming Constrained Random Sequences Scoreboard Functional Coverage Memory Consistency Models Arbitration Policies Interface Protocols On-Chip Interconnect Caches xbar/Interconnect Fabric AI Tools Verification Methodologies +9 more Show less

SystemVerilog UVM Perl Python Assertion-Based Verification Semiformal Verification Test Planning Coverage Closure Debugging Object Oriented Programming CI/CD +6 more Show less

SystemVerilog UVM VCS Verdi Indago GDB Perl C++ Python CI/CD +5 more Show less

SystemVerilog C++ UVM VCS Debussy GDB Python CI/CD Git Linux ASIC GPU Computer Architecture Digital Design Processor Pipeline Verification +10 more Show less

SystemVerilog UVM VCS Verdi Perl Python C++ UPF DFT Machine_Learning ASIC_design_flow +6 more Show less

SystemVerilog C++ UVM Python Perl VCS IES Debussy GDB Object-Oriented Programming Constrained Random Testing Functional Coverage Assertion-Based Verification Semiformal Verification Cache Topologies Memory Management +11 more Show less

C++ SystemVerilog UVM VCS Debussy GDB Python CI/CD ASIC SoC GPU Memory Subsystem Verification High Speed IO Protocols Memory Coherence +9 more Show less