Browse tech roles

ASIC Physical Verification DRC LVS ERC PERC DFM ICV Calibre Pegasus Python Tcl Perl Floorplan Tape-out 3nm 2nm 2.5D 3D Chiplet EDA Tools +15 more Show less

Physical Verification DRC LVS ERC Antenna ESD Calibre TCL Python Perl SVRF PERC PDK CAD Methodology Flow Automation shift left PV +11 more Show less

Physical Verification DRC LVS ERC Calibre P&R Flows Floorplanning GPU Architecture Design for Yield Manufacturability ESD Multi Vt Strategies Global Timing Verification +8 more Show less

Physical Verification DRC ERC LVS Calibre P&R Flows Floorplanning ESD Design for Yield Manufacturability Multi Vt Strategies GPU Architecture Global Timing Verification Process ANT PERC +10 more Show less

LVS DRC ANT HVDRC Physical Verification Python Perl Tcl Mentor Calibre Synopsys ICV Layout Design Tapeout Design-for-Manufacturing Design-for-Yield Lithography RDL Design +11 more Show less

LVS DRC ANT HVDRC Physical Verification Python Perl Tcl Mentor Calibre Synopsys ICV Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD +12 more Show less

LVS DRC ANT HVDRC ASIC Physical Design Physical Verification Mentor Calibre Synopsys ICV Python Perl Tcl Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD Mixed Signal Back-end Verification +14 more Show less

LVS DRC ANT HVDRC ASIC Physical Design Physical Verification Mentor Calibre Synopsys ICV Python Perl Tcl Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD Mixed Signal Back-end Verification +14 more Show less

LVS DRC ANT Physical Verification Layout Design RTL to GDS Mentor Calibre Synopsys ICV Design-for-Manufacturing Design-for-Yield Lithography Padring Bump RDL Scripting Signoff Closure +11 more Show less

LVS DRC ANT HVDRC ASIC Physical Design Physical Verification Mentor Calibre Synopsys ICV Python Perl Tcl Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD Mixed Signal Back-end Verification +14 more Show less

LVS DRC ANT HVDRC ASIC Physical Design Physical Verification Python Perl Tcl Mentor Calibre Synopsys ICV Tapeout Layout Design Design-for-Manufacturing Design-for-Yield Lithography RDL ESD +13 more Show less

LVS DRC ANT Physical Verification Layout Design RTL to GDS Mentor Calibre Synopsys ICV Design-for-Manufacturing Design-for-Yield Lithography Padring Bump RDL Scripting Signoff Closure +11 more Show less

DRC LVS PERC ESD Calibre ICV Pegasus ASIC SoC Python TCL Perl Bash Makefile DFT SerDes DDR Physical Design Flow Tapeout Hard IP Integration +15 more Show less

ASIC Physical Verification DRC LVS ESD PERC Calibre ICV Pegasus SoC Design Python TCL Perl Bash Makefile DFT SerDes DDR Hard IP Integration Tapeout +15 more Show less

DRC LVS PERC ESD Calibre ICV Pegasus ASIC SoC Python TCL Perl Bash Makefile DFT SerDes DDR Physical Design Flow Tapeout Rule Deck Validation +15 more Show less