SoC Physical Design Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$150,400–$277,600 / yr
Posted
105 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $199k
This role $214k
$135k most similar roles pay here $293k

This role pays more than 67% of similar roles. Most pay $168,500–$229,650 — the shaded band above. At the midpoint, this role pays about $214k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC Physical Design Verification Engineer

As a SoC Physical Design Verification Engineer within the Silicon Technologies group, you will perform critical physical verification checks at both the chip and block levels to ensure successful tapeout. Your daily responsibilities include executing LVS, DRC, design-for-manufacturing, design-for-yield, and lithography checks while collaborating with CAD and Technology teams for flow bring up and validation. You will work closely with implementation teams throughout the chip design cycle to drive signoff closure and manage schedules for cross-functional engineering efforts. The role involves specific work on padring, bump, RDL design, and coordination with package and floorplan teams. Key technical requirements include experience with Mentor Calibre or Synopsys ICV tools, proficiency in Perl, Python, or Tcl scripting for automation, and expertise in ESD, macro placement, and mixed-signal back-end verification for high-performance system-on-chip designs.

More like this

Similar roles

SoC Physical Design Verification Engineer

Apple Inc

Beaverton, OR 100 days ago
LVS DRC ANT HVDRC Mentor Calibre Synopsys ICV Python Perl Tcl ASIC Tapeout Layout Design RDL Padring Bump Mixed Signal Lithography
3+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

San Jose, CA 177 days ago $184,700–$324,800
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Signoff Flows Power Delivery Interconnects
10+ yrs exp