SoC Physical Design Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$129,300–$194,700 / yr
Posted
105 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $199k
This role $162k
$115k most similar roles pay here $267k

This role pays less than 80% of similar roles. Most pay $168,500–$229,650 — the shaded band above. At the midpoint, this role pays about $162k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC Physical Design Verification Engineer

As a SoC Physical Design Verification Engineer within the Silicon Technologies group, you will join a critical team responsible for the physical verification of a high-performance, power-efficient system-on-chip. Your daily responsibilities include performing various physical verification checks such as LVS, DRC, design-for-manufacturing, design-for-yield, and lithography at both the chip and block levels. You will collaborate with CAD and Technology teams for flow bring up and validation while working with implementation teams to drive signoff closure for tapeout. Additionally, you will manage schedules, support cross-functional engineering efforts, and work on padring, bump, and RDL design. Required skills include experience with physical verification flows like DRC/LVS/ANT, RTL to GDS flow knowledge, and scripting for debugging. You may utilize industry standard tools such as Mentor Calibre or Synopsys ICV.

More like this

Similar roles

SoC Physical Design Verification Engineer

Apple Inc

Beaverton, OR 100 days ago
LVS DRC ANT HVDRC Mentor Calibre Synopsys ICV Python Perl Tcl ASIC Tapeout Layout Design RDL Padring Bump Mixed Signal Lithography
3+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

San Jose, CA 177 days ago $184,700–$324,800
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Signoff Flows Power Delivery Interconnects
10+ yrs exp