Browse tech roles

ASIC Design RTL Coding Digital Design HBM LPDDR DDR NoC SRAM Cache Controller x86 ARM Gate Level Simulation Synthesis Timing Closure Power Analysis Hardware Architecture +11 more Show less

SystemVerilog UVM OVM Python C++ Verilog VHDL SystemC Perl Linux Makefiles Formal Verification Generative AI 3GPP DSP RTL Design +11 more Show less

Java C++ Rust Agile CI/CD SDLC Automated Testing High-Throughput Architecture Concurrency Performance Optimization Market Data Processing Algorithmic Trading Smart Order Routing Trade Reconciliation +9 more Show less

ASIC Design RTL Coding HBM LPDDR DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Digital Design Hardware Architecture +11 more Show less

Go C++ Rust Java Distributed Systems Networking BGP OSPF MPLS SDN L2/L3 Routing Switching Traffic Engineering Algorithms System Design WAN +12 more Show less

ASIC Design RTL Coding HBM LPDDR DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Digital Design Hardware Architecture +11 more Show less

Verilog SystemVerilog ASIC Design RTL Synopsys Synthesis Low Power Design Computer Architecture C C++ Python Design Verification SOC Interconnects Memory Subsystems +8 more Show less

Ligand Binding Assay (LBA) Robotic Sample Handling GCLP cGMP Design of Experiments (DoE) LIMS Machine Learning Data Analysis Pipelines Assay Development Clinical Validation Laboratory Automation +6 more Show less

Python SQL PySpark LLMs Causal Inference Machine Learning Deep Learning NLP MLOps Git CI/CD Docker Kubernetes AWS GCP scikit learn TensorFlow Spark R Scala +15 more Show less

SaaS Fintech QuickBooks NetSuite Sage Intacct Product Investigations Incident Management Case Management SLA Governance +4 more Show less

NGDE Thin Client VDI Certificate Services Firmware Network Routing Vulnerability Remediation Desktop Hardening SOP Enterprise IT multinetwork environments Security+ CE +7 more Show less

RTL Verilog System Verilog Python C C++ ASIC Low Power Design Synthesis Linux Perl Makefiles XML GenAI Computer Architecture Embedded Systems +11 more Show less

RTL Verilog SystemVerilog C++ SystemC Python Perl Linux DSP 3GPP 4G 5G Low Power Design Synthesis Generative AI Makefiles XML +12 more Show less