Modem HW Design Engineer, AI Driven Next Gen Modem Hardware Development

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CASan Diego, CABoxborough, MA
Salary
$187,000–$311,400 / yr
Posted
165 days ago
Freshness
Confirmed live yesterday
Closes
Sep 26, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $188k
This role $249k
$127k most similar roles pay here $331k

This role pays more than 86% of similar roles. Most pay $158,862–$216,250 — the shaded band above. At the midpoint, this role pays about $249k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Modem HW Design Engineer, AI Driven Next Gen Modem Hardware Development

The Modem HW Design Engineer joins the advanced design organization to focus on AI-driven methodologies and next-generation modem hardware development. This role involves defining specifications, architecture, and micro-architecture while developing RTL and optimizing for area, power, and performance. The engineer will collaborate with verification, modeling, physical implementation, system, RF, firmware, and software teams to deliver first-time-right silicon. Key technical requirements include expertise in Verilog, SystemVerilog, C/C++, and SystemC, alongside experience with synthesis, LINT, clock domain crossing, and low power design. The role utilizes advanced technologies including 4nm sub-micron CMOS nodes and incorporates GenAI, ML, and agentic-AI automation frameworks. Candidates must possess skills in Unix/Linux shell scripting, Python, Perl, Makefiles, and XML to solve complex problems within wireless modem technology, DSP applications, and 3GPP physical layer standards for 4G and 5G systems.

What you'll do

  • Define specifications and architecture for next-generation modem hardware.
  • Develop RTL code for wireless modem ASICs and custom datapath components.
  • Optimize designs for area, power, and performance metrics.
  • Implement GenAI, ML-assisted flows, and agentic-AI automation frameworks to accelerate project phases.
  • Perform synthesis, LINT checks, and clock domain crossing analysis.
  • Execute low-power design and verification for ultra-deep sub-micron CMOS technology nodes.
  • Develop scripts using Python, Perl, or Unix/Linux shell to automate workflows.

What we're looking for

  • Bachelor's degree and 6+ years of experience in engineering or a related field.
  • Master's degree and 5+ years of experience in engineering or a related field.
  • PhD and 4+ years of experience in engineering or a related field.
  • Expertise in RTL coding and logic design for wireless modem ASICs or custom datapath components.
  • Proficiency in Verilog, SystemVerilog, C/C++, and SystemC.
  • Experience with synthesis, LINT, clock domain crossing, low power design, and verification.
  • Knowledge of 4G/5G 3GPP physical layer standards and ultra-deep sub-micron CMOS technology nodes.
  • Experience with Generative AI, ML, or agentic-AI-based automation and proficiency in Python/Perl scripting.

More like this

Similar roles

Senior Modem Power Software Engineer

Qualcomm

San Diego, CA 85 days ago $122,500$183,700
Embedded C C++ Power Management Modem Software RF) systems Wireless Communication AI Tools Scripting Automation Frameworks System Analysis Debugging Low-power Design 6G 5G
3+ yrs exp

Senior Modem Power Engineer

Qualcomm

San Diego, CA 119 days ago $122,500$183,700
5G NR LTE 6G Python TCP IP AI LLM Embedded Software Firmware RF Propagation Keysight R&S Anritsu
2+ yrs exp

Wireless MAC Design Engineer

Apple Inc

Sunnyvale, CA 135 days ago $129,300$225,300
Verilog SystemVerilog RTL ASIC CDC RDC STA Synthesis Lint LEC 802.11 Bluetooth 3GPP Low Power Design Microarchitecture Digital Logic Design Simulation Emulation