Browse tech roles

Formal Verification System Verilog UVM Python Fabric Interconnects CHI AMBA PCIe CXL Assertions Coverage-Driven Verification Simulation Root-Cause Analysis AI-assisted tools +9 more Show less

Information Architecture Design Systems Generative AI Content Architecture Taxonomy Human Interface Guidelines Machine-Readable Rules Content Governance Prototyping SaaS Cloud Platforms Automation MCP Evaluation Rubrics AI Agents +10 more Show less

ASIC Design SystemVerilog Verilog HDL UVM RTL Design FPGA Static Timing Analysis (STA) Logic Synthesis Lint CDC IP Integration PPA Machine Learning LLM Acceleration NPU TCP/IP Ethernet Altera AMD Xilinx +14 more Show less

Mixed-Signal IC Design Cadence EDA Spectre ADE Layout Python LabView AMS PVT Variation Parasitic Extraction Signal Integrity Subthreshold Design Formal Verification Simulation Testbenches Characterization +10 more Show less

Verilog SystemVerilog VHDL Python Perl SPICE HSPICE CMOS FinFET Cadence Synopsys EDA Tools Digital Circuit Design SRAM Timing and Delay Analysis Power Management Monte Carlo SerDes Object-Oriented Programming Operating Systems +15 more Show less

RTL Design HDL SystemVerilog Verilog VHDL UVM Digital Design VLSI Design Synthesis Static Timing Analysis STA Computer Architecture SoC SRAM Design Physical Design P&R Timing Closure Python C++ C Perl TCL Linux Testbench Creation Functional Coverage CMOS Transistors Power and Performance Optimization +22 more Show less

VLSI Physical Design Floorplanning Place and Route Static Timing Analysis Clock Tree Synthesis Physical Verification DRC LVS Power Integrity IR Drop Analysis RC Extraction Digital Design Mixed-Signal Design Computer Architecture ICC2 PrimeTime dc_shell Innovus SeaHawk Python C++ C Perl TCL Linux SKILL Make Design Compiler Scheme +25 more Show less

Mixed Signal Design CMOS Analog Circuit Design FinFET Analog Simulation Layout and Physical Design High-Speed Circuit Design Verilog SystemVerilog VHDL Python Perl SPICE HSPICE Simulink Cadence Virtuoso Synopsys PLL DAC ADC Bandgaps Oscilloscopes Spectrum Analyzers +17 more Show less

Design for Test (DFT) Digital Design Static Timing Analysis (STA) ATPG Boundary Scan JTA Memory BIST Logic BIST Streaming Scan Network Perl TCL C C++ Python Synopsys TetraMAX Cadence Modus Linux +13 more Show less

Physical Design Silicon Design Synthesis Place and Route Clock Construction CTS Timing Signoff Physical Verification EMIR Formal Equivalence Low Power Verification RTL to GDS PPA Floorplanning Extraction Tape-out +11 more Show less

RTL Design Verilog Python Logic Synthesis DFT Physical Design Timing Closure Silicon Debug Power Optimization OCV Effects SOC Verification +6 more Show less

Production Testing ASIC Microcontrollers Networking Servers PC Reference Validation Platforms Test Architecture Failure Diagnosis Test Plans System Test L10 L11 +7 more Show less

Lidar Signal Processing Optical Engineering Sensor Fusion SPAD Point Cloud Calibration Data Analysis Root Cause Analysis Simulation Models Remote Sensing Optical Path Design Laser Safety Localization +9 more Show less

SystemVerilog UVM C++ Python Verilog VHDL Ruby Perl Agile Hardware Emulation FPGA Makefiles Scripting Post-Silicon Validation Pre-Silicon Functional Verification +10 more Show less

Memory PHY LPDDR DDR GDDR HBM SerDes Verilog SystemVerilog Python Perl Tcl RTL Mixed-Signal Integration Static Timing Analysis Synthesis UPF Power Optimization Silicon Bring-up Firmware Integration +14 more Show less

Design Systems Digital Accessibility WCAG 2.2 CI/CD iOS Android Web Product Strategy Internal Tools +4 more Show less

Verilog SystemVerilog RTL Design GPU Architecture SoC ASIC Design Flow Linting Synthesis Timing Analysis Microarchitecture PPA Digital Design Debug Simulation +9 more Show less

JavaScript TypeScript WebGL WebGPU GLSL WGSL Three.js React Three Fiber GSAP Motion Shaders Real-time Rendering Component Architecture GPU Profiling Accessibility Human Computer Interaction +11 more Show less

FPGA RTL Design Digital Signal Processing Vivado Xilinx Python Perl MATLAB Hardware Verification Logic Analyzers ASIC Wireless Communication Simulation Timing Closure +9 more Show less

Python Machine Learning Deep Learning PyTorch TensorFlow LLM VLSI Design CI/CD Version Control Software Development AI Agents +6 more Show less