Intern, Digital Circuit Design

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
45 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $176k
$125k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $135,000–$216,250.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1150 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 912 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Intern, Digital Circuit Design

NVIDIA 2027 Internships: Digital Circuit Design is a full-time internship within the Hardware team where students will work on projects with measurable business impact over twelve weeks. The role involves designing and developing components such as flip flops, level shifters, math cells, register files, and memory arrays like SRAM. Candidates must possess knowledge in digital circuit design, device fundamentals, datapath tiling techniques, timing and delay analysis, and power and leakage optimization. Required technical skills include experience with Verilog, SystemVerilog, VHDL, Perl, Python, SPICE/HSPICE, Monte Carlo simulations, and EDA tools from Cadence or Synopsys. The work focuses on the technical challenges of accelerated computing, specifically involving CMOS logic design, transistor-level circuits, power management solutions, and advanced digital systems to solve complex problems in fields like AI and digital twins.

What you'll do

  • Design and develop digital circuits and transistor-level circuits using CMOS logic.
  • Perform timing and delay analysis for high-performance digital systems.
  • Optimize power and leakage for standard cell designs and memory arrays.
  • Simulate and characterize circuit components like flip-flops, level shifters, and math cells.
  • Utilize EDA tools such as Cadence or Synopsys for place and route design.
  • Develop hardware descriptions using Verilog, SystemVerilog, or VHDL.
  • Implement automation methods and scripts using Python or Perl.
  • Design power management circuits and solutions for advanced digital systems.

What we're looking for

  • Must be actively enrolled in a university pursuing a B.S., M.S., or Ph.D. degree in Electrical Engineering, Computer Engineering, or a related field.
  • Resume must clearly indicate the anticipated graduation date (month and year).
  • Experience or coursework in Digital Circuit Design, Device Fundamentals, and Transistor-Level Circuits is required.
  • Knowledge of Place and Route Design Tools, Datapath Tiling Techniques, and Timing and Delay Analysis is required.
  • Experience with Standard Cell Design, Memory and Array Design, and Power and Leakage Optimization is required.
  • Proficiency in advanced digital systems, operating systems, and object-oriented programming is required.
  • Knowledge of Verilog, SystemVerilog, VHDL, Perl, or Python (preferred).
  • Experience with SPICE/HSPICE, Monte Carlo, CMOS, FinFET, SerDes, or EDA Tools like Cadence and Synopsys (preferred).

More like this

Similar roles

Mixed Signal Design Intern

Nvidia

Santa Clara, CA 45 days ago
Mixed Signal Design Analog Circuit Design FinFET High-Speed Circuit Design Verilog SystemVerilog VHDL Perl Python SPICE HSPICE Simulink Cadence Virtuoso Synopsys Oscilloscopes Spectrum Analyzers PLL DAC ADC Bandgaps

Hardware Engineering Intern

Nvidia

Santa Clara, CA 45 days ago
Verilog SystemVerilog VHDL Python Perl TCL PCB Board-Level Design Datacenter Systems Linux MATLAB Solidworks ProE Creo Catia Unigraphics Oscilloscope Multimeter Logic Analyzer

Hardware Verification Intern

Nvidia

Santa Clara, CA 45 days ago
SystemVerilog UVM Verilog VHDL Python C++ C TCL Perl Linux VLSI Design Digital Design Formal Verification Assertion-Based Verification Verdi DVE Questa JasperGold Cadence Jasper Simulation Tools

Hardware Physical Design / VLSI Intern

Nvidia

Santa Clara, CA 45 days ago
VLSI Physical Design Floorplanning Place and Route Static Timing Analysis Clock Tree Synthesis Power Integrity IR Drop Analysis Physical Verification DRC LVS RC Extraction Synthesis ICC2 PrimeTime dc_shell Innovus Synopsys Cadence Mentor Perl C C++ TCL Linux Python SKILL Make

Intern, Computer Architecture

Nvidia

Santa Clara, CA 45 days ago
CUDA C++ C Python Verilog SystemVerilog VHDL Linux OpenCL MPI OpenMP DirectX OpenGL Vulkan Git Perforce High-Performance Computing Parallel Programming VLSI Design Computer Architecture

Intern, Deep Learning Computer Architecture

Nvidia

Santa Clara, CA 45 days ago
CUDA C++ C PyTorch TensorFlow OpenCL OpenACC MPI OpenMP Deep Learning GPU Computing High-Performance Computing Parallel Programming Compiler Programming Neural Network Architectures Performance Modeling Profiling